





TOWNSEND AND TOWNSEND AND CREW LLP  
ERIC P. JACOBS (State Bar No. 88413)  
PETER H. GOLDSMITH (State Bar No. 91294)  
ROBERT A. McFARLANE (State Bar No. 172650)  
IGOR SHOIKET (State Bar No. 190066)  
Two Embarcadero Center, 8th Floor  
San Francisco, California 94111  
Telephone: (415) 576-0200  
Facsimile: (415) 576-0300  
E-mail: epjacobs@townsend.com  
phgoldsmith@townsend.com  
ramcfarlane@townsend.com  
ishoiket@townsend.com

Attorneys for Defendant and Counterclaimant  
FAIRCHILD SEMICONDUCTOR CORP.

UNITED STATES DISTRICT COURT  
FOR THE NORTHERN DISTRICT OF CALIFORNIA  
SAN FRANCISCO DIVISION

ALPHA & OMEGA SEMICONDUCTOR,  
INC., a California corporation; and  
ALPHA & OMEGA SEMICONDUCTOR,  
LTD., a Bermuda corporation,

Plaintiffs and Counterdefendants,

v.

FAIRCHILD SEMICONDUCTOR  
CORP., a Delaware corporation,

Defendant and Counterclaimant.

AND RELATED COUNTERCLAIMS.

Case No. C 07-2638 JSW  
(Consolidated with Case No. C 07-2664 JSW)

**FAIRCHILD SEMICONDUCTOR  
CORPORATION'S DISCLOSURE OF  
ASSERTED CLAIMS AND  
PRELIMINARY INFRINGEMENT  
CONTENTIONS**

(Patent L.R. 3-1)

Pursuant to Northern District of California Patent Local Rule 3-1, defendant and counterclaimant Fairchild Semiconductor Corporation ("Fairchild") hereby serves its Disclosure of Asserted Claims and Preliminary Infringement Contentions ("Disclosure"). This Disclosure is based on information reasonably available to Fairchild at this time. Fairchild reserves the right to supplement this Disclosure based on information developed in the course of this lawsuit through



discovery or additional factual investigation, in view of the Court's claim construction ruling or as other circumstances may require.

### **I. ASSERTED CLAIMS AND ACCUSED PRODUCTS**

Based upon the information presently available, Fairchild contends that plaintiffs and counterdefendants Alpha & Omega Semiconductor, Inc., and Alpha & Omega Semiconductor, Ltd., (collectively, "AOS") have infringed and continue to infringe, directly and/or indirectly, the following claims of U.S. Patent Nos. 6,429,481 ("the '481 patent"), 6,521,497 ("the '497 patent"), 6,710,406 ("the '406 patent") and 6,828,195 ("the '195 patent") (collectively, "the Fairchild patents-in-suit") by making, using, offering to sell, selling within the United States, or importing into the United States the following accused products of which Fairchild is presently aware (or importing into the United States products made by methods claimed in the Fairchild patents-in-suit).

Patent Number	Asserted Claims	Accused Products
The '481 patent	Claims 1-4, 18 (against accused products with closed cell design)	See attached Exhibit 1
	Claims 1-4, 6-11, 15-18, 21, 22 (against accused products with striped design)	
The '497 patent	Claims 1-7, 11-13, 15-17 (against accused products with closed cell design)	See attached Exhibit 1
	Claims 1-9, 11-13, 15-17 (against accused products with striped design)	
The '406 patent	Claims 1-6, 10-12 (against accused products with closed cell design)	See attached Exhibit 1
	Claims 1-6, 10-17, 24-32 (against accused products with striped design)	
The '195 patent	Claims 1, 2, 6-13, 21, 22 (against accused products with closed cell design)	See attached Exhibit 1
	Claims 1, 2, 6-13, 15-22 (against accused products with striped design)	



## 1 II. CLAIM CHARTS

2 Claim charts identifying specifically where each element of each asserted claim is found  
 3 within each accused device or the process by which each accused device was made are attached hereto  
 4 as Exhibits 2 through 57. These claim charts are based on information available to Fairchild at this  
 5 time and are based, in part, upon reverse engineering of a reasonable sampling of AOS products.  
 6 Fairchild contends that each of the accused AOS products meets the limitations of the asserted claims  
 7 because, based upon their published characteristics, they are likely to have the same design and  
 8 structure as the products for which reverse engineering data is provided. In addition, each of the  
 9 accused AOS products is likely to have been manufactured using a process that is the same or similar  
 10 in all respects relevant to the asserted claims as the products for which reverse engineering data is  
 11 provided.

12 To date, AOS has not provided any discovery. Additionally, prior to the commencement of  
 13 this litigation, on May 17, 2007, Fairchild requested that AOS produce, subject to a confidentiality  
 14 agreement, information regarding the processes by which the accused products are manufactured.  
 15 AOS refused to produce the information. Consequently, Fairchild is likely to have additional  
 16 evidentiary support regarding AOS's infringement after a reasonable opportunity for further  
 17 investigation and discovery.

## 18 III. INFRINGEMENT

19 Fairchild contends that, when the terms of the asserted claims are properly construed, each  
 20 limitation of each asserted claim is literally present in the corresponding accused device or in the  
 21 process used to manufacture the accused device as set forth in Sections II above. In the alternative, if  
 22 warranted by the Court's claim construction, Fairchild reserves the right to contend that any element  
 23 not found to be literally present in an accused product is present under the doctrine of equivalents.

## 24 IV. PRIORITY DATES

25 Fairchild contends that the asserted claims for each of the Fairchild patents-in-suit are entitled  
 26 to a priority date of November 14, 1997.

## 27 V. FAIRCHILD'S PRACTICE OF THE CLAIMED INVENTIONS

28 Fairchild wishes to preserve the right to rely, for any purpose, on the assertion that its own



products and/or processes practice the inventions claimed in each of the asserted claims. Accordingly, Fairchild identifies the following products and/or processes that incorporate or reflect the limitations of the corresponding asserted claims.

Patent Number	Asserted Claims	Fairchild's Products and/or Processes
6,429,481	1, 2, 3, 4, 6, 7, 8, 9, 10, 11, 15, 16, 17, 18, 21, 22	PowerTrench® MOSFETs
6,521,497		None
6,710,406	1, 2, 3, 4, 5, 6, 10, 11, 12, 13, 14, 15, 16, 17, 24, 25, 26, 27, 29, 30, 31, 32	PowerTrench® MOSFETs
6,828,195	1, 2, 6, 7, 13, 15, 16, 17, 18, 19, 20, 21, 22	PowerTrench® MOSFETs

## VI. PRODUCTION OF DOCUMENTS

Fairchild produces herewith those documents within its possession, custody, or control as required by Northern District of California Patent Local Rule 3-2.

////



1 DATED: August 31, 2007

Respectfully submitted,

2  
3  
4 By: 

Eric P. Jacobs  
Peter H. Goldsmith  
Robert A. McFarlane  
Igor Shoiket  
Matthew R. Hulse  
TOWNSEND AND TOWNSEND AND CREW LLP  
Two Embarcadero Center, 8th Floor  
San Francisco, California 94111  
Telephone: (415) 576-0200  
Facsimile: (415) 576-0300

5  
6  
7  
8  
9  
10 Attorneys for Defendant and Counterclaimant  
11 FAIRCHILD SEMICONDUCTOR CORP.

12 61122892 v2



**CERTIFICATE OF SERVICE**

[C.C.P. §§ 1011 and 1013, C.R.C. § 2008, F.R.C.P. Rule 5, F.R.A.P. 25]

I declare that I am employed in the City and County of San Francisco, California; I am over the age of 18 years and not a party to the within action; my business address is Two Embarcadero Center, Eighth Floor, San Francisco, California, 94111. On the date set forth below, I served a true and accurate copy of the document(s) entitled:

**FAIRCHILD SEMICONDUCTOR CORPORATION'S DISCLOSURE OF  
ASSERTED CLAIMS AND PRELIMINARY INFRINGEMENT  
CONTENTIONS**

on the party(ies) in this action by placing said copy(ies) in a sealed envelope each addressed as follows:

Daniel Johnson, Jr.  
Brett M. Schuman  
Amy M. Spicer  
Morgan Lewis & Bockius LLP  
One Market Street, Spear Street Tower  
San Francisco, CA 94105-1126  
Tel: 415-442-1000  
Fax: 415-442-1001  
Email: djjohnson@morganlewis.com  
Email: rtautkus@morganlewis.com  
Email: bschuman@morganlewis.com

*Attorneys for Plaintiffs and Counterdefendants*

☐ [By First Class Mail] I am readily familiar with my employer's practice for collecting and processing documents for mailing with the United States Postal Service. On the date listed herein, following ordinary business practice, I served the within document(s) at my place of business, by placing a true copy thereof, enclosed in a sealed envelope, with postage thereon fully prepaid, for collection and mailing with the United States Postal Service where it would be deposited with the United States Postal Service that same day in the ordinary course of business.

☐ [By Overnight Courier] I caused each envelope to be delivered by a commercial carrier service for overnight delivery to the offices of the addressee(s).

☒ [By Hand] I directed each envelope to the party(ies) so designated on the service list to be delivered by courier this date.

☐ [By Facsimile Transmission] I caused said document to be sent by facsimile transmission to the fax number indicated for the party(ies) listed above.

☐ [By Electronic Transmission] I caused said document to be sent by electronic transmission to the e-mail address(es) indicated for the party(ies) listed above.

I declare under penalty of perjury that the foregoing is true and correct and that this declaration was executed this date at San Francisco, California.

Dated: August 31, 2007.

  
Scott Wortman



# **EXHIBIT 1**



Part Number	Status	Represent Part	Package	Configuration	Popular Application	Type	ESD Diode	Selectivity Diode	Sensitivity Type	V <sub>W</sub> (V)	V <sub>IS</sub> (A)	I <sub>W</sub> (A)	25°C	70°C	P <sub>D</sub> (W)	Reverse (V)	Forward (V)	Max. at (V)	V <sub>SD</sub> (max V)	C <sub>ISS</sub> (pF)	C <sub>ISS</sub> (pF)	C <sub>D</sub> (nG)	C <sub>D</sub> (nG)	T <sub>SD</sub> (ns)	T <sub>SD</sub> (ns)	
AO4604	Not for new designs	AO4619	SO-8	Complementary	inverter	P	No	No		-30	45	-8	-4.9	2	1.44	19	42		-3	2078	302	39	11.4	12.7	25.2	
AO4605	Not for new designs	AO4620	SO-8	Complementary	inverter	P	No	No		-30	20	-5	-4.2	2	1.44	52	87		-3	680	75	7.6	3.8	6.3	28	
AO4607	Full Production		SO-8	Complementary	inverter	P	No	No	1A	-30	20	-6	-5	2	1.44	28	42		-3	680	177	6.74	3.2	4.6	20.6	
AO4609	Not for new designs	AO4622	SO-8	Complementary	inverter	P	No	No		-30	20	-8	-5.8	2	1.28	28	42		-2.4	920	122	9.6	4.5	7.7	20.2	
AO4611	Full Production		SO-8	Complementary	inverter	P	No	No		-30	20	-8	-5	2	1.28	35	56		-2.4	680	177	6.74	3.2	4.6	20.6	
AO4612	Full Production		SO-8	Complementary	inverter	P	No	No		-30	12	-3	-2.4	2	1.28	130	180	260	-1.4	408	142	10	9.36	4.2	5.3	31.5
AO4613	Full Production		SO-8	Complementary	inverter	P	No	No		-60	20	-6.3	-5	2	1.28	25	30		-3	1920	116	24.2	14.4	7.8	28.8	
AO4614	Full Production		SO-8	Complementary	inverter	P	No	No		-60	20	-4.8	-3.8	2	1.28	56	72		-3	2417	128	22.8	9.6	4.6	44	
AO4615	Full Production		SO-8	Complementary	inverter	P	No	No		-60	20	-4.5	-3.6	2	1.28	56	72		-3	440	26	4.3	2.2	4.2	15.7	
AO4616	Full Production		SO-8	Complementary	inverter	P	No	No		-30	20	-7.2	-6.1	2	1.44	24	40		-3	522	75	5.3	4	8	31.5	
AO4617	Full Production		SO-8	Complementary	inverter	P	Yes	No		-30	20	-6.1	-5.1	2	1.44	37	60		-3	1040	134	8.7	5.5	9	18.2	
AO4618	Full Production		SO-8	Complementary	inverter	P	No	No		-40	20	-5	-4	2	1.28	31	45		-3	404	37	4.2	2.3	4.2	15.6	
AO4619	Full Production		SO-8	Complementary	inverter	P	No	No		-40	20	-5	-4	2	1.28	45	63		-3	657	83	6.8	3.9	7.5	26	
AO4620	Full Production		SO-8	Complementary	inverter	P	No	No		-40	20	-6	-5	2	1.28	31	45		-3	404	37	4.2	2.3	4.2	15.6	
AO4621	Full Production		SO-8	Complementary	inverter	P	No	No		-40	20	-5	-4	2	1.28	45	63		-3	657	83	6.8	3.9	7.5	26	
AO4622	Full Production		SO-8	Complementary	inverter	P	No	No		-40	20	-5	-4	2	1.28	45	63		-3	657	83	6.8	3.9	7.5	26	
AO4623	Full Production		SO-8	Complementary	inverter	P	No	No		-30	20	-7.2	-6.1	2	1.44	24	40		-3	522	75	5.3	4	8	31.5	
AO4624	Full Production		SO-8	Complementary	inverter	P	Yes	No		-30	20	-5.7	-4.9	2	1.44	39	62		-3	1035	99	8.9	4.1	8	19.5	
AO4625	Full Production		SO-8	Complementary	inverter	P	No	No		-30	20	-8.5	-6.5	2	1.28	20	28		-2.7	1540	110	9.36	4.2	5.2	17.3	
AO4626	Full Production		SO-8	Complementary	inverter	P	No	No		-30	20	-7.1	-5.6	2	1.28	25	40		-2.7	1573	211	16.1	4.4	8.5	44.2	
AO4627	Full Production		SO-8	Complementary	inverter	P	Yes	No		-40	20	-6	-5	2	1.28	32	45		-3	506	38					

# EXHIBIT 1

<sup>a</sup> Q<sub>d</sub> measured with V<sub>gs</sub> = 10V. In all other cases V<sub>gs</sub> = 4.5V.



\* Qg measured with  $V_{gs} = 10V$ . In all other cases  $V_{gs} = 4.5V$ .

\* Qg measured with  $V_{gs} = 10V$ . In all other cases  $V_{gs} = 4.5V$ .



[illegible]

\* Q<sub>g</sub> measured with V<sub>DS</sub> = 10V. In all other cases V<sub>DS</sub> = 4.5V



**ALPHA & OMEGA**  
SEMI-CONDUCTOR

Part Number	Status	Replacement Part	Package	Configuration	Popular Application	Type	ESD Protection	Security	Security Type	V <sub>in</sub> (V)	V <sub>is</sub> (V)	I <sub>sc</sub> (A)	P <sub>tot</sub> (W)	Power (mW max) at V <sub>in</sub>	Max (mV)	C <sub>iss</sub> (pF)	C <sub>iss</sub> (pF)	C <sub>Q</sub> (nF)	C <sub>Qd</sub> (nF)	T <sub>junction</sub> (°C)	Q <sub>eff</sub> (pF)						
AOB665	New		TO-252-4L	Complementary	Inverter	P	No	No		-40	20	-8	-8	2.5	1.6	50	70			-3	657	93	14.1	4.1	8	24	
AOB667	New		TO-252-4L	Complementary	Inverter	P	No	No		-40	20	-8	-8	5	3.2	50	70			-3	404	37	7	4.1	8	33	
AOB668	Full Production		TO-252-4L	Complementary	Inverter	P	No	No		-30	20	-12		2.1	1.3	25	34			-2.5	1040	110	9.8	3.5	4.5	17.4	
AOB669	Full Production		TO-252-4L	Complementary	Inverter	P	Yes	No		-30	20	-12		2.1	1.3	37	62			-2.4	920	122	9.7	5.4	9	20	
AOB670	New		Ultra SO8	Single	Battery Protection	P	Yes	No		-48	20	-10	-10	2	1.3	30	50			-3	500	38	4.1	2.6	4.8	17	
AOB671	New		Ultra SO8	Single	Battery Protection	P	Yes	No		-38	25	-18	-15	5	3	10	75			-3.5	3800	350	91.2	15.4	13.5	97	
AOB672	Not for new designs	AOL1700	Ultra SO8	Single	SMPS Low Side	N	No	Yes	SRFET	30	30	12	27	21	5	3	4	6		2.4	6430	352	44	13	17.5	56	
AOB673	New		Ultra SO8	Single	SMPS High Side	N	No	No		30	20	12	17	5	3	6.5	7.5			2.5	1200	185	18.7	7.9	5.9	36.2	
AOB674	Full Production		Ultra SO8	Single	SMPS High Side	N	No	No		30	20	21	17	5	3	6.5	10.5			3	2100	154	13.3	6.6	7.2	22	
AOB675	Not for new designs	AOL1700	Ultra SO8	Single	SMPS Low Side	N	No	No		30	20	28	23	5	3	3.7	5.5			2.5	3700	390	33	17.6	12	40	
AOB676	New		Ultra SO8	Single	SMPS	N	Yes	No		30	30	24	19	5	3	5.4	8			2.5	2520	273	25.8	13.2	7	33	
AOB677	New		Ultra SO8	Single	SMPS High Side	N	No	No		30	30	12	15	12	4	2.6	10.5	13.5		2.5	1210	85	10	2.7	10	21	
AOB678	New		Ultra SO8	Single	SMPS High Side	N	No	No		30	20	18	14	5	3	9.5	16			2.5	1400	210	100	8.5	4.8	5.6	
AOB679	New		Ultra SO8	Single	SMPS High Side	N	No	No		25	20	21	17	6	4	8.5	14			3	1300	155	13.5	7.75	8.5	22.7	
AOB680	Not for new designs	AOL1428	Ultra SO8	Single	SMPS Low Side	N	No	No		25	30	20	16	5	3	11.5				4	1100	200	117	6.8	9.5	11.5	
AOB681	New		Ultra SO8	Single	SMPS Low Side	N	No	No		25	30	25	20	5	3	5.2	6.3			4	2100	400	33	14	12	15	
AOB682	New		Ultra SO8	Single	SMPS Low Side	N	No	No		30	20	26	21	5	3	4.3	6.3			1	6070	379	46.4	15.8	15.7	55.5	
AOB683	Not for new designs	AOL1444	Ultra SO8	Single	SMPS High Side	N	No	No		30	20	17	13	5	3	7	11			3	1325	165	13.5	6.8	7.2	22	
AOB684	Not for new designs	AOL1418	Ultra SO8	Single	SMPS Low Side	N	Yes	No	SRFET	40	20	21	17	5	3.2	9	13			3	1600	100	10.5	4.8	6.5	33	
AOB685	New		Ultra SO8	Single	SMPS Low Side	N	No	Yes	SRFET	30	30	28	21	5	3.2	5.2	6			2.2	3760	314	29	12	9.5	34	
AOB686	New		Ultra SO8	Single	SMPS Low Side	N	No	Yes	SRFET	30	12	21	17	5	3.2	5.8	7.2			2.4	4000	217	27	11	9	37	
AOB687	New		Ultra SO8	Single	SMPS Low Side	N	No	Yes	SRFET	30	12	18	14	4.3	2.8	7.6	8.8			2.4	2800	146	18	6	7	31	
AOB688	New		Ultra SO8	Single	SMPS Low Side	N	Yes	Yes	SRFET	30	20	21	16	5	3	3.2	6.2	9.5		2	1814	186	17.8	7.6	8.8	25.2	
AOB689	New		Ultra SO8	Single	General Purpose	N	Yes	No		20	12	12	9.6	5	1.9	1.3	17	26		1.5	2000	200	17.9	4.7	2.5	4.9	
AOB690	New		Ultra SO8	Single	General Purpose	N	No	No		30	12	8.5	7.2	3	1.9	24	29	45		1.5	500	65	10	3.2	3.2	21.5	
AOB691	Full Production		Ultra SO8	Single	General Purpose	N	No	No		30	20	6.6	5.6	2	1.44	29	42			3	680	67	10.7	6.74	3.75	4.6	
AOB692	Not for new designs	AOL1464	Ultra SO8	Single	General Purpose	N	No	No		-30	12	-5	-4.2	2	1.44	52	72			-3	700	75	7.6	3.8	8.3	28	
AOB693	New		Ultra SO8	Single	SMPS Low Side	N	No	Yes	SRFET	30	12	11	8.8	3	1.9	14.5	18			1.8	1450	92	12	4.2	7	24	
AOB694	New		Ultra SO8	Single	Battery Protection	N	Yes	No		20	12	6	5.4	3	1.8	12	35			1	615	120	8.5	3	5.5	29	
AOB695	New		Ultra SO8	Single	Battery Protection	N	Yes	No		20	12	7	6	3	2.2	1.4	24	29		3.9	280	35	5.2	1.9	280	2350	
AOB696	New		Ultra SO8	Single	Battery Protection	N	Yes	No		30	30	12	5	6	3.2	1.4	27	30		40	1.5	2700	330	6.4	2.5	388	2700
AOB697	New		Ultra SO8	Single	Battery Protection	N	Yes	No		20	12	6	5.3	2.4	1.5	1.7	24	38		11	1315	183	13.1	4.6	1000	5800	
AOB698	New		Ultra SO8	Single	Battery Protection	N	Yes	No		20	12	4	4	2.4	1.5		22	28		1.1	1315	183	15	4.6	1000	5800	
AOB699	New		Ultra SO8	Single	Lead Switch	P	No	No		-30	20	4.7	3.2	1.6	1	16	60			2.5	688	92	12.7	4	7.7	20	
AOB700	Not for new designs	AOL1464	Ultra SO8	Single	Lead Switch	P	No	No		20	8	4.2	2.7	1.4	1.1	18	52			4.8	44	6.2	0.5	5.5	40	40	
AOB701	New		Ultra SO8	Single	Inverter	P	No	No		-20	8	-3	-3.2	1.7	0.8	90	120			-1	540	49	6.1	1.6	10	44	
AOB702	New		Ultra SO8	Single	Inverter	P	No	No		-20	8	5.4	4.3	1.9	1.2	40	52			4.6	44	6.5	2.1	7	36.5	7	
AOB703	New		Ultra SO8	Single	Inverter	P	No	No		-20	8	-3.8	-3	1.8	1.2	92	120			-1	540	49	5.9	1.9	11.5	37.5	
AOB704	New		Ultra SO8	Single	Inverter	P	No	No		30	20	4.3	3.4	1.9	1.2	65	115			3	238	40	3.1	1.6	3.3	13.2	
AOB705	New		Ultra SO8	Single	Inverter	P	No	No		-30	20	-3.4	-2.7	1.9	1.2	110	180			3	250	44	3	1.6	7	15	
AOB706	Not for new designs	AOL1464	Ultra SO8	Single	Lead Switch	P	No	Yes	1A	-20	8	-3.4	-2.7	1.7	1.1		180			-1	540	49	6.1	1.6	10	44	
AOB707	Not for new designs	AOL1464	Ultra SO8	Single	Lead Switch	P	No	Yes	1A	-20	8	-3.4	-2.7	1.7	1.1		180			-1	540	49	6.1	1.6	10	44	
AOB708	New		Ultra SO8	Single	Lead Switch	P	No	Yes	1A	-20	8	-3.4	-2.7	1.7	1.1		180			-1	540	49	6.1	1.6	10	44	
AOB709	New		Ultra SO8	Single	Lead Switch	P	No	Yes	1A	-20	8	-3.4	-2.7	1.7	1.1		180			-1	540	49	6.1	1.6	10	44	
AOB710	Not for new designs	AOL1464	Ultra SO8	Single	Lead Switch	P	No	Yes	1A	-20	8	-3.4	-2.7	1.7	1.1		180			-1	540	49	6.1	1.6	10	44	
AOB711	Not for new designs	AOL1464	Ultra SO8	Single	Lead Switch	P	No	Yes	1A	-20	8	-3.4	-2.7	1.7	1.1		180			-1	540	49	6.1	1.6	10	44	
AOB712	New		Ultra SO8	Single	Lead Switch	P	No	Yes	1A	-20	8	-3.4	-2.7	1.7	1.1		180			-1	540	49	6.1	1.6	10	44	
AOB713	New		Ultra SO8	Single	Lead Switch	P	No	Yes	1A	-20	8	-3.4	-2.7	1.7	1.1		180			-1	540	49	6.1	1.6	10	44	
AOB714	Not for new designs	AOL1464	Ultra SO8	Single	Lead Switch	P	No	Yes	1A	-20	8	-3.4	-2.7	1.7	1.1		180			-1	540	49	6.1	1.6	10	44	
AOB715	Not for new designs	AOL1464	Ultra SO8	Single	Lead Switch	P	No	Yes	1A	-20	8	-3.4	-2.7	1.7	1.1		180			-1	540	49	6.1	1.6	10	44	
AOB716	Not for new designs	AOL1464	Ultra SO8	Single	Lead Switch	P	No	Yes	1A	-20	8	-3.4	-2.7	1.7	1.1		180			-1	540	49	6.1	1.6	10	44	
AOB717	Not for new designs	AOL1464	Ultra SO8	Single	Lead Switch	P	No	Yes	1A	-20	8	-3.4	-2.7	1.7	1.1		180			-1	540	49	6.1	1.6	10	44	
AOB718	Not for new designs	AOL1464	Ultra SO8	Single	Lead Switch	P	No	Yes	1A	-20	8	-3.4	-2.7	1.7	1.1		180			-1	540	49	6.1	1.6	10	44	
AOB719	Not for new designs	AOL1464	Ultra SO8	Single	Lead Switch	P	No	Yes	1A	-20	8	-3.4	-2.7	1.7	1.1		180			-1	540	49	6.1	1.6	10	44	
AOB720	Not for new designs	AOL1464	Ultra SO8	Single	Lead Switch	P	No	Yes	1A	-20	8	-3.4	-2.7	1.7	1.1		180			-1	540	49	6.1	1.6	10	44	
AOB721	Not for new designs	AOL1464	Ultra SO8	Single	Lead Switch	P	No	Yes	1A	-20	8	-3.4	-2.7	1.7	1.1		180			-1	540	49	6.1	1.6	10	44	
AOB722	Not for new designs	AOL1464	Ultra SO8	Single	Lead Switch	P	No	Yes	1A	-20	8	-3.4	-2.7	1.7	1.1		180			-1	540	49	6.1	1.6	10	44	
AOB723	Not for new designs	AOL1464	Ultra SO8	Single	Lead Switch	P	No	Yes	1A	-20	8	-3.4	-2.7	1.7	1.1		180			-1	540	49	6.1	1.6	10	44	
AOB724	Not for new designs	AOL1464	Ultra SO8	Single	Lead Switch	P	No	Yes	1A	-20	8	-3.4	-2.7	1.7	1.1		180			-1	540	49	6.1	1.6	10	44	
AOB725	Not for new designs	AOL1464	Ultra SO8	Single	Lead Switch	P	No	Yes	1A	-20	8	-3.4	-2.7	1.7	1.1		180			-1	540	49	6.1	1.6	10	44	
AOB726	Not for new designs	AOL1464	Ultra SO8	Single	Lead Switch	P	No	Yes	1A	-20	8	-3.4	-2.7	1.7	1.1		180			-1	540	49	6.1	1.6	10	44	
AOB727	Not for new designs	AOL1464	Ultra SO8	Single	Lead Switch	P	No	Yes	1A	-20	8	-3.4	-2.7	1.7	1.1		180			-1	540	49	6.1	1.6	10	44	
AOB728	Not for new designs	AOL1464	Ultra SO8	Single	Lead Switch	P	No	Yes	1A	-20	8	-3.4	-2.7	1.7	1.1		180			-1	540	49	6.1	1.6	10	44	
AOB729	Not for new designs	AOL1464	Ultra SO8	Single	Lead Switch	P	No	Yes	1A	-20	8	-3.4	-2.7	1.7	1.1		180			-1	540	49	6.1	1.6	10	44	
AOB730	Not for new designs	AOL1464	Ultra SO8	Single	Lead Switch	P</																					

\* Qg measured with  $V_{gs} = 10V$ . In all other cases  $V_{gs} = 4.5V$ .



**Qg measured with  $V_{gs} = 10V$ . In all other cases  $V_{gs} \approx 4.5V$ .**

**Qg measured with  $V_{gs} = 10V$ . In all other cases  $V_{gs} \approx 4.5V$ .**





## MOSFET Selector Guide - All Products

Part Number	Status	Replacement Part	Package	Configuration	Popular Application	Type	ESD Diode	Sensitivity Diode	Sensitivity Type	V <sub>GS</sub> (V)	I <sub>A</sub> (A)		P <sub>D</sub> (W)		R <sub>DS(on)</sub> (mΩ) at V <sub>GS</sub>			V <sub>DS</sub> (in) (max V)	C <sub>iss</sub> (pF)	Q <sub>g</sub> (nC)	Q <sub>g</sub> (nC)	t <sub>on</sub> (ns)	t <sub>off</sub> (ns)		
											25°C	70°C	25°C	70°C	10V	4.5V	2.5V							1.8V	
AOL430	Full Production		TO-220	Single	General Purpose	N	No	No		75	25	80	78	208	134	11.5			4	4100	180	114	18	21	70
AOL460	Obsolete		TO-251	Single	General Purpose	N	No	No		60	20	38	27	60	30	20	25	3	1920	118	24.2	14.4	7.4	28.2	
AOL461	Obsolete		TO-251	Single	General Purpose	P	No	No		-60	20	-26	-18	60	30	40	55	-2.4	2877	153	22.2	10	12	38	
AOL462	Obsolete		TO-251	Single	General Purpose	N	No	No		60	20	12	8.5	20	10	60	85	3	385	20	3.8	1.9	4.2	16	
AOL463	Obsolete		TO-251	Single	General Purpose	P	No	No		-60	20	-12	-10	50	25	115	150	-3	987	46	7.4	3.5	9	25	
AOL464	Obsolete		TO-251	Single	General Purpose	N	No	No		75	25	10	10	20	10	140	185	3	283	20	5.2	1.34	4.6	14.7	
AOL465	Obsolete		TO-251	Single	General Purpose	P	No	No		-30	20	-18	-18	60	30	34	60	-2.4	920	122	8.7	5.4	9	20	
AOL468	Obsolete		TO-220	Single	General Purpose	N	No	No		105	25	40	28	100	50	28		4	2038	85	36.5	10	12.7	31.5	
AOL412	Obsolete		TO-251	Single	SMPS High Side	N	No	No		30	20	85	65	100	50	7.5	11	2.5	1320	154	13.3	6.6	7.2	22	
AOL413	Obsolete		TO-251	Single	General Purpose	P	No	No		-40	20	-12	-12	50	25	45	69	-3	657	63	7	4.1	8	24	
AOL414	Obsolete		TO-251	Single	SMPS Low Side	N	No	No		30	20	85	73	100	50	5.7	7.5	2.4	6060	355	48.4	15.6	15.7	55.5	
AOL415	Obsolete		TO-251	Single	Inverter	P	No	No		-30	20	-18	-18	50	25	22	40	-2.7	1573	211	15	7	11.7	42	
AOL438	Obsolete		TO-251	Single	SMPS High Side	N	No	No		30	20	57	40	50	25	8.6	14	3	1520	214	16.2	5.6	7	24.2	
AOL439	Obsolete		TO-251	Single	SMPS Low Side	N	No	No		30	20	85	83	100	50	4.5	6.5	3	3700	390	33	17.6	12	40	
AOL453	Obsolete		TO-251	Single	General Purpose	N	No	No		25	20	55	40	50	25	9	15	3	1230	180	13.5	7.75	6.5	22.7	
AOL454	Obsolete	AOL452	TO-251	Single	General Purpose	N	No	No		40	20	12	12	20	10	33	47	3	404	37	4.5	2.6	3.5	13.2	
AOL455	Obsolete		TO-251	Single	General Purpose	N	No	No		25	20	50	50	50	25	7	10	3	1850	275	38	6.2	7.5	30	
AOL460	Obsolete		TO-251	Single	SMPS	N	No	No		25	20	25	25	30	15	14	24	2.5	830	127	7.4	4.3	8	30	
AOL472	Obsolete	AOL472	TO-251	Single	SMPS Low Side	N	No	No		25	20	50	50	50	25	6.7	10	2.5	2060	280	17	3.5	7.5	21	

\* Q<sub>g</sub> measured with V<sub>GS</sub> = 10V. In all other cases V<sub>GS</sub> = 4.5V.



## **EXHIBIT 2**



**EXHIBIT 2****INFRINGEMENT OF U.S. PATENT NO. 6,429,481****AOS AO4812 POWER MOSFET**

<b>CLAIM</b>	<b>AO4812 POWER MOSFET</b>
1. A trench field effect transistor comprising:	The AOS AO4812 Power MOSFET ("the accused device") is a trench field effect transistor. (Fig. AO4812-1 (datasheet); Fig. AO4812-2 (package marking).)
a semiconductor substrate having dopants of a first conductivity type;	The accused device is an N-channel MOSFET, which is therefore formed on a substrate of doped N-type silicon. In the language of the claim, the N-type dopants in the substrate are a "first conductivity type." (Fig. AO4812-1 (datasheet); Fig. AO4812-3 (Scanning Electron Microscopy image), item A; Fig. AO4812-4 (Scanning Capacitance Microscopy image), item A.)
a trench extending a predetermined depth into said semiconductor substrate;	The accused device has a trench extending to a predetermined depth into the substrate. (Fig. AO4812-3 (Scanning Electron Microscopy image), item B; Fig. AO4812-4 (Scanning Capacitance Microscopy image), item B.)
a pair of doped source junctions having dopants of the first conductivity type, and positioned on opposite sides of the trench;	The accused device has a pair of source junctions (regions) positioned on opposite sides of the trench. (Fig. AO4812-3 (Scanning Electron Microscopy image), item C; Fig. AO4812-4 (Scanning Capacitance Microscopy image), item C.) Because the accused device is an N-channel MOSFET, the source junctions (regions) are formed with N-type dopants, which are dopants of the first conductivity type. (Fig. AO4812-4 (Scanning Capacitance Microscopy image), item C.)
a doped well having dopants of a second conductivity type opposite to said first conductivity type, and formed into the substrate to a depth that is less than said predetermined depth of the trench; and	The accused device has a lightly doped well formed with P-type dopants (a second conductivity type opposite to the first conductivity type) that is formed in the substrate, and the depth of the doped well is less than the predetermined depth of the trench. (Fig. AO4812-3 (Scanning Electron Microscopy image), item D; Fig. AO4812-4 (Scanning Capacitance Microscopy image), item D.)
a doped heavy body having dopants of the second conductivity type, and positioned adjacent each source junction on the opposite side of the source junction from the trench, said heavy body extending into said doped well to a depth that is less than said depth of said doped well,	The accused device has a highly doped heavy body formed with a higher concentration of P-type dopants (the second conductivity type) that is positioned adjacent to each source junction on the opposite side of the source junction from the trench. The P-type heavy body extends to a depth that is less than the depth of the well. (Fig. AO4812-3 (Scanning Electron Microscopy image), item E; Fig. AO4812-4 (Scanning Capacitance Microscopy image), item E.)
wherein the heavy body forms an abrupt junction with the well and the depth of the junction, relative to the depth of the well, is adjusted so that a transistor breakdown initiation point is spaced away from the trench in the semiconductor, when voltage is applied to the transistor.	The junction between the doped P-type heavy body and the well is an abrupt junction. (Fig. AO4812-5 (Secondary Ion Mass Spectroscopy data).) This abrupt junction creates a peak electric field when voltage is applied to the accused device, and the depth of this abrupt junction relative to the depth of the well is such that the peak electric field causes the breakdown initiation point to be spaced away from the trench.



CLAIM	AO4812 POWER MOSFET
2. The trenched field effect transistor of claim 1 wherein said doped well has a substantially flat bottom.	The accused device has a doped well with a substantially flat bottom. (Fig. AO4812-3 (Scanning Electron Microscopy image), item D; Fig. AO4812-4 (Scanning Capacitance Microscopy image), item D.)
3. The trenched field effect transistor of claim 1 wherein said trench has rounded top and bottom corners.	The trench of the accused device has a rounded top and bottom. (Fig. AO4812-3 (Scanning Electron Microscopy image), item B; Fig. AO4812-4 (Scanning Capacitance Microscopy image), item B.)
4. The trenched field effect transistor of claim 1 wherein the abrupt junction causes the transistor breakdown initiation point to occur in the area of the junction, when voltage is applied to the transistor.	The abrupt junction in the accused device creates a peak electric field in the area of the junction when voltage is applied, so that the transistor breakdown initiation point occurs in the area of the abrupt junction. (Fig. AO4812-5 (Secondary Ion Mass Spectroscopy data).)
18. The trenched field effect transistor of claim 1 further comprising an epitaxial layer having dopants of the first conductivity type, and formed between the substrate and the doped well, with no buried layer formed at an interface between the epitaxial layer and the substrate.	The accused device has an N-type epitaxial layer (formed with dopants of the first conductivity type) located between the N-type substrate and the lightly doped P-type well. (Fig. AO4812-3 (Scanning Electron Microscopy image), item F; Fig. AO4812-4 (Scanning Capacitance Microscopy image), item F.) There is no indication of a buried layer formed at the interface between the epitaxial layer and the substrate.

61135796 v1



# **EXHIBIT 3**



**EXHIBIT 3****INFRINGEMENT OF U.S. PATENT NO. 6,429,481****AOS AO4468 POWER MOSFET**

<b>CLAIM</b>	<b>AO4468 POWER MOSFET</b>
1. A trench field effect transistor comprising:	The AOS AO4468 Power MOSFET ("the accused device") is a trench field effect transistor. (Fig. AO4468-1 (datasheet); Fig. AO4468-2 (package marking).)
a semiconductor substrate having dopants of a first conductivity type;	The accused device is an N-channel MOSFET, which is therefore formed on a substrate of doped N-type silicon. In the language of the claim, the N-type dopants in the substrate are a "first conductivity type." (Fig. AO4468-1 (datasheet); Fig. AO4468-3 (Scanning Electron Microscopy image), item A; Fig. AO4468-4 (Scanning Capacitance Microscopy image), item A.)
a trench extending a predetermined depth into said semiconductor substrate;	The accused device has a trench extending to a predetermined depth into the substrate. (Fig. AO4468-3 (Scanning Electron Microscopy image), item B; Fig. AO4468-4 (Scanning Capacitance Microscopy image), item B.)
a pair of doped source junctions having dopants of the first conductivity type, and positioned on opposite sides of the trench;	The accused device has a pair of source junctions (regions) positioned on opposite sides of the trench. (Fig. AO4468-3 (Scanning Electron Microscopy image), item C; Fig. AO4468-4 (Scanning Capacitance Microscopy image), item C.) Because the accused device is an N-channel MOSFET, the source junctions (regions) are formed with N-type dopants, which are dopants of the first conductivity type. (Fig. AO4468-4 (Scanning Capacitance Microscopy image), item C.)
a doped well having dopants of a second conductivity type opposite to said first conductivity type, and formed into the substrate to a depth that is less than said predetermined depth of the trench; and	The accused device has a lightly doped well formed with P-type dopants (a second conductivity type opposite to the first conductivity type) that is formed in the substrate, and the depth of the doped well is less than the predetermined depth of the trench. (Fig. AO4468-3 (Scanning Electron Microscopy image), item D; Fig. AO4468-4 (Scanning Capacitance Microscopy image), item D.)
a doped heavy body having dopants of the second conductivity type, and positioned adjacent each source junction on the opposite side of the source junction from the trench, said heavy body extending into said doped well to a depth that is less than said depth of said doped well,	The accused device has a highly doped heavy body formed with a higher concentration of P-type dopants (the second conductivity type) that is positioned adjacent to each source junction on the opposite side of the source junction from the trench. The P-type heavy body extends to a depth that is less than the depth of the well. (Fig. AO4468-3 (Scanning Electron Microscopy image), item E; Fig. AO4468-4 (Scanning Capacitance Microscopy image), item E.)
wherein the heavy body forms an abrupt junction with the well and the depth of the junction, relative to the depth of the well, is adjusted so that a transistor breakdown initiation point is spaced away from the trench in the semiconductor, when voltage is applied to the transistor.	The junction between the doped P-type heavy body and the well is an abrupt junction. (Fig. AO4468-5 (Secondary Ion Mass Spectroscopy data).) This abrupt junction creates a peak electric field when voltage is applied to the accused device, and the depth of this abrupt junction relative to the depth of the well is such that the peak electric field causes the breakdown initiation point to be spaced away from the trench.



CLAIM	AO4468 POWER MOSFET
2. The trenched field effect transistor of claim 1 wherein said doped well has a substantially flat bottom.	The accused device has a doped well with a substantially flat bottom. (Fig. AO4468-3 (Scanning Electron Microscopy image), item D; Fig. AO4468-4 (Scanning Capacitance Microscopy image), item D.)
3. The trenched field effect transistor of claim 1 wherein said trench has rounded top and bottom corners.	The trench of the accused device has a rounded top and bottom. (Fig. AO4468-3 (Scanning Electron Microscopy image), item B; Fig. AO4468-4 (Scanning Capacitance Microscopy image), item B.)
4. The trenched field effect transistor of claim 1 wherein the abrupt junction causes the transistor breakdown initiation point to occur in the area of the junction, when voltage is applied to the transistor.	The abrupt junction in the accused device creates a peak electric field in the area of the junction when voltage is applied, so that the transistor breakdown initiation point occurs in the area of the abrupt junction. (Fig. AO4468-5 (Secondary Ion Mass Spectroscopy data).)
18. The trenched field effect transistor of claim 1 further comprising an epitaxial layer having dopants of the first conductivity type, and formed between the substrate and the doped well, with no buried layer formed at an interface between the epitaxial layer and the substrate.	The accused device has an N-type epitaxial layer (formed with dopants of the first conductivity type) located between the N-type substrate and the lightly doped P-type well. (Fig. AO4468-3 (Scanning Electron Microscopy image), item F; Fig. AO4468-4 (Scanning Capacitance Microscopy image), item F.) There is no indication of a buried layer formed at the interface between the epitaxial layer and the substrate.

61138217 v1



# **EXHIBIT 4**



**EXHIBIT 4****INFRINGEMENT OF U.S. PATENT NO. 6,429,481****AOS AO6402 POWER MOSFET**

<b>CLAIM</b>	<b>AO6402 POWER MOSFET</b>
1. A trench field effect transistor comprising:	The AOS AO6402 Power MOSFET ("the accused device") is a trench field effect transistor. (Fig. AO6402-1 (datasheet); Fig. AO6402-2 (package marking).)
a semiconductor substrate having dopants of a first conductivity type;	The accused device is an N-channel MOSFET, which is therefore formed on a substrate of doped N-type silicon. In the language of the claim, the N-type dopants in the substrate are a "first conductivity type." (Fig. AO6402-1 (datasheet); Fig. AO6402-3 (Scanning Electron Microscopy image), item A; Fig. AO6402-4 (Scanning Capacitance Microscopy image), item A.)
a trench extending a predetermined depth into said semiconductor substrate;	The accused device has a trench extending to a predetermined depth into the substrate. (Fig. AO6402-3 (Scanning Electron Microscopy image), item B; Fig. AO6402-4 (Scanning Capacitance Microscopy image), item B.)
a pair of doped source junctions having dopants of the first conductivity type, and positioned on opposite sides of the trench;	The accused device has a pair of source junctions (regions) positioned on opposite sides of the trench. (Fig. AO6402-3 (Scanning Electron Microscopy image), item C; Fig. AO6402-4 (Scanning Capacitance Microscopy image), item C.) Because the accused device is an N-channel MOSFET, the source junctions (regions) are formed with N-type dopants, which are dopants of the first conductivity type. (Fig. AO6402-4 (Scanning Capacitance Microscopy image), item C.)
a doped well having dopants of a second conductivity type opposite to said first conductivity type, and formed into the substrate to a depth that is less than said predetermined depth of the trench; and	The accused device has a lightly doped well formed with P-type dopants (a second conductivity type opposite to the first conductivity type) that is formed in the substrate, and the depth of the doped well is less than the predetermined depth of the trench. (Fig. AO6402-3 (Scanning Electron Microscopy image), item D; Fig. AO6402-4 (Scanning Capacitance Microscopy image), item D.)
a doped heavy body having dopants of the second conductivity type, and positioned adjacent each source junction on the opposite side of the source junction from the trench, said heavy body extending into said doped well to a depth that is less than said depth of said doped well,	The accused device has a highly doped heavy body formed with a higher concentration of P-type dopants (the second conductivity type) that is positioned adjacent to each source junction on the opposite side of the source junction from the trench. The P-type heavy body extends to a depth that is less than the depth of the well. (Fig. AO6402-3 (Scanning Electron Microscopy image), item E; Fig. AO6402-4 (Scanning Capacitance Microscopy image), item E.)
wherein the heavy body forms an abrupt junction with the well and the depth of the junction, relative to the depth of the well, is adjusted so that a transistor breakdown initiation point is spaced away from the trench in the semiconductor, when voltage is applied to the transistor.	The junction between the doped P-type heavy body and the well is an abrupt junction. (Fig. AO6402-5 (Secondary Ion Mass Spectroscopy data).) This abrupt junction creates a peak electric field when voltage is applied to the accused device, and the depth of this abrupt junction relative to the depth of the well is such that the peak electric field causes the breakdown initiation point to be spaced away from the trench.



CLAIM	AO6402 POWER MOSFET
2. The trenched field effect transistor of claim 1 wherein said doped well has a substantially flat bottom.	The accused device has a doped well with a substantially flat bottom. (Fig. AO6402-3 (Scanning Electron Microscopy image), item D; Fig. AO6402-4 (Scanning Capacitance Microscopy image), item D.)
3. The trenched field effect transistor of claim 1 wherein said trench has rounded top and bottom corners.	The trench of the accused device has a rounded top and bottom. (Fig. AO6402-3 (Scanning Electron Microscopy image), item B; Fig. AO6402-4 (Scanning Capacitance Microscopy image), item B.)
4. The trenched field effect transistor of claim 1 wherein the abrupt junction causes the transistor breakdown initiation point to occur in the area of the junction, when voltage is applied to the transistor.	The abrupt junction in the accused device creates a peak electric field in the area of the junction when voltage is applied, so that the transistor breakdown initiation point occurs in the area of the abrupt junction. (Fig. AO6402-5 (Secondary Ion Mass Spectroscopy data).)
18. The trenched field effect transistor of claim 1 further comprising an epitaxial layer having dopants of the first conductivity type, and formed between the substrate and the doped well, with no buried layer formed at an interface between the epitaxial layer and the substrate.	The accused device has an N-type epitaxial layer (formed with dopants of the first conductivity type) located between the N-type substrate and the lightly doped P-type well. (Fig. AO6402-3 (Scanning Electron Microscopy image), item F; Fig. AO6402-4 (Scanning Capacitance Microscopy image), item F.) There is no indication of a buried layer formed at the interface between the epitaxial layer and the substrate.

61138220 v1



# **EXHIBIT 5**



**EXHIBIT 5****INFRINGEMENT OF U.S. PATENT NO. 6,429,481****AOS AOL1412 POWER MOSFET**

<b>CLAIM</b>	<b>AOL1412 POWER MOSFET</b>
1. A trench field effect transistor comprising:	The AOS AOL1412 Power MOSFET ("the accused device") is a trench field effect transistor. (Fig. AOL1412-1 (datasheet); Fig. AOL1412-2 (package marking).)
a semiconductor substrate having dopants of a first conductivity type;	The accused device is an N-channel MOSFET, which is therefore formed on a substrate of doped N-type silicon. In the language of the claim, the N-type dopants in the substrate are a "first conductivity type." (Fig. AOL1412-1 (datasheet); Fig. AOL1412-3 (Scanning Electron Microscopy image), item A; Fig. AOL1412-4 (Scanning Capacitance Microscopy image), item A.)
a trench extending a predetermined depth into said semiconductor substrate;	The accused device has a trench extending to a predetermined depth into the substrate. (Fig. AOL1412-3 (Scanning Electron Microscopy image), item B; Fig. AOL1412-4 (Scanning Capacitance Microscopy image), item B.)
a pair of doped source junctions having dopants of the first conductivity type, and positioned on opposite sides of the trench;	The accused device has a pair of source junctions (regions) positioned on opposite sides of the trench. (Fig. AOL1412-3 (Scanning Electron Microscopy image), item C; Fig. AOL1412-4 (Scanning Capacitance Microscopy image), item C.) Because the accused device is an N-channel MOSFET, the source junctions (regions) are formed with N-type dopants, which are dopants of the first conductivity type. (Fig. AOL1412-4 (Scanning Capacitance Microscopy image), item C.)
a doped well having dopants of a second conductivity type opposite to said first conductivity type, and formed into the substrate to a depth that is less than said predetermined depth of the trench; and	The accused device has a lightly doped well formed with P-type dopants (a second conductivity type opposite to the first conductivity type) that is formed in the substrate, and the depth of the doped well is less than the predetermined depth of the trench. (Fig. AOL1412-3 (Scanning Electron Microscopy image), item D; Fig. AOL1412-4 (Scanning Capacitance Microscopy image), item D.)
a doped heavy body having dopants of the second conductivity type, and positioned adjacent each source junction on the opposite side of the source junction from the trench, said heavy body extending into said doped well to a depth that is less than said depth of said doped well,	The accused device has a highly doped heavy body formed with a higher concentration of P-type dopants (the second conductivity type) that is positioned adjacent to each source junction on the opposite side of the source junction from the trench. The P-type heavy body extends to a depth that is less than the depth of the well. (Fig. AOL1412-3 (Scanning Electron Microscopy image), item E; Fig. AOL1412-4 (Scanning Capacitance Microscopy image), item E.)
wherein the heavy body forms an abrupt junction with the well and the depth of the junction, relative to the depth of the well, is adjusted so that a transistor breakdown initiation point is spaced away from the trench in the semiconductor, when voltage is applied to the transistor.	The junction between the doped P-type heavy body and the well is an abrupt junction. (Fig. AOL1412-5 (Secondary Ion Mass Spectroscopy data).) This abrupt junction creates a peak electric field when voltage is applied to the accused device, and the depth of this abrupt junction relative to the depth of the well is such that the peak electric field causes the breakdown initiation point to be spaced away from the trench.



CLAIM	AOL1412 POWER MOSFET
2. The trenched field effect transistor of claim 1 wherein said doped well has a substantially flat bottom.	The accused device has a doped well with a substantially flat bottom. (Fig. AOL1412-3 (Scanning Electron Microscopy image), item D; Fig. AOL1412-4 (Scanning Capacitance Microscopy image), item D.)
3. The trenched field effect transistor of claim 1 wherein said trench has rounded top and bottom corners.	The trench of the accused device has a rounded top and bottom. (Fig. AOL1412-3 (Scanning Electron Microscopy image), item B; Fig. AOL1412-4 (Scanning Capacitance Microscopy image), item B.)
4. The trenched field effect transistor of claim 1 wherein the abrupt junction causes the transistor breakdown initiation point to occur in the area of the junction, when voltage is applied to the transistor.	The abrupt junction in the accused device creates a peak electric field in the area of the junction when voltage is applied, so that the transistor breakdown initiation point occurs in the area of the abrupt junction. (Fig. AOL1412-5 (Secondary Ion Mass Spectroscopy data).)
18. The trenched field effect transistor of claim 1 further comprising an epitaxial layer having dopants of the first conductivity type, and formed between the substrate and the doped well, with no buried layer formed at an interface between the epitaxial layer and the substrate.	The accused device has an N-type epitaxial layer (formed with dopants of the first conductivity type) located between the N-type substrate and the lightly doped P-type well. (Fig. AOL1412-3 (Scanning Electron Microscopy image), item F; Fig. AOL1412-4 (Scanning Capacitance Microscopy image), item F.) There is no indication of a buried layer formed at the interface between the epitaxial layer and the substrate.

61138244 v1



# **EXHIBIT 6**



**EXHIBIT 6****INFRINGEMENT OF U.S. PATENT NO. 6,429,481****AOS AO4410 POWER MOSFET**

<b>CLAIM</b>	<b>AO4410 POWER MOSFET</b>
1. A trench field effect transistor comprising:	The AOS AO4410 Power MOSFET ("the accused device") is a trench field effect transistor. (Fig. AO4410-1 (datasheet); Fig. AO4410-2 (package marking).)
a semiconductor substrate having dopants of a first conductivity type;	The accused device is an N-channel MOSFET, which is therefore formed on a substrate of doped N-type silicon. In the language of the claim, the N-type dopants in the substrate are a "first conductivity type." (Fig. AO4410-1 (datasheet); Fig. AO4410-3 (Scanning Electron Microscopy image), item A; Fig. AO4410-4 (Scanning Capacitance Microscopy image), item A.)
a trench extending a predetermined depth into said semiconductor substrate;	The accused device has a trench extending to a predetermined depth into the substrate. (Fig. AO4410-3 (Scanning Electron Microscopy image), item B; Fig. AO4410-4 (Scanning Capacitance Microscopy image), item B.)
a pair of doped source junctions having dopants of the first conductivity type, and positioned on opposite sides of the trench;	The accused device has a pair of source junctions (regions) positioned on opposite sides of the trench. (Fig. AO4410-3 (Scanning Electron Microscopy image), item C; Fig. AO4410-4 (Scanning Capacitance Microscopy image), item C.) Because the accused device is an N-channel MOSFET, the source junctions (regions) are formed with N-type dopants, which are dopants of the first conductivity type. (Fig. AO4410-4 (Scanning Capacitance Microscopy image), item C.)
a doped well having dopants of a second conductivity type opposite to said first conductivity type, and formed into the substrate to a depth that is less than said predetermined depth of the trench; and	The accused device has a lightly doped well formed with P-type dopants (a second conductivity type opposite to the first conductivity type) that is formed in the substrate, and the depth of the doped well is less than the predetermined depth of the trench. (Fig. AO4410-3 (Scanning Electron Microscopy image), item D; Fig. AO4410-4 (Scanning Capacitance Microscopy image), item D.)
a doped heavy body having dopants of the second conductivity type, and positioned adjacent each source junction on the opposite side of the source junction from the trench, said heavy body extending into said doped well to a depth that is less than said depth of said doped well,	The accused device has a highly doped heavy body formed with a higher concentration of P-type dopants (the second conductivity type) that is positioned adjacent to each source junction on the opposite side of the source junction from the trench. The P-type heavy body extends to a depth that is less than the depth of the well. (Fig. AO4410-3 (Scanning Electron Microscopy image), item E; Fig. AO4410-4 (Scanning Capacitance Microscopy image), item E.)
wherein the heavy body forms an abrupt junction with the well and the depth of the junction, relative to the depth of the well, is adjusted so that a transistor breakdown initiation point is spaced away from the trench in the semiconductor, when voltage is applied to the transistor.	The junction between the doped P-type heavy body and the well is an abrupt junction. (Fig. AO4410-5 (Secondary Ion Mass Spectroscopy data).) This abrupt junction creates a peak electric field when voltage is applied to the accused device, and the depth of this abrupt junction relative to the depth of the well is such that the peak electric field causes the breakdown initiation point to be spaced away from the trench.



CLAIM	AO4410 POWER MOSFET
2. The trenched field effect transistor of claim 1 wherein said doped well has a substantially flat bottom.	The accused device has a doped well with a substantially flat bottom. (Fig. AO4410-3 (Scanning Electron Microscopy image), item D; Fig. AO4410-4 (Scanning Capacitance Microscopy image), item D.)
3. The trenched field effect transistor of claim 1 wherein said trench has rounded top and bottom corners.	The trench of the accused device has a rounded top and bottom. (Fig. AO4410-3 (Scanning Electron Microscopy image), item B; Fig. AO4410-4 (Scanning Capacitance Microscopy image), item B.)
4. The trenched field effect transistor of claim 1 wherein the abrupt junction causes the transistor breakdown initiation point to occur in the area of the junction, when voltage is applied to the transistor.	The abrupt junction in the accused device creates a peak electric field in the area of the junction when voltage is applied, so that the transistor breakdown initiation point occurs in the area of the abrupt junction. (Fig. AO4410-5 (Secondary Ion Mass Spectroscopy data).)
18. The trenched field effect transistor of claim 1 further comprising an epitaxial layer having dopants of the first conductivity type, and formed between the substrate and the doped well, with no buried layer formed at an interface between the epitaxial layer and the substrate.	The accused device has an N-type epitaxial layer (formed with dopants of the first conductivity type) located between the N-type substrate and the lightly doped P-type well. (Fig. AO4410-3 (Scanning Electron Microscopy image), item F; Fig. AO4410-4 (Scanning Capacitance Microscopy image), item F.) There is no indication of a buried layer formed at the interface between the epitaxial layer and the substrate.

61138253 v1



# **EXHIBIT 7**



**EXHIBIT 7****INFRINGEMENT OF U.S. PATENT NO. 6,429,481****AOS AO4914 POWER MOSFET**

<b>CLAIM</b>	<b>AO4914 POWER MOSFET</b>
1. A trench field effect transistor comprising:	The AOS AO4914 Power MOSFET ("the accused device") is a trench field effect transistor. (Fig. AO4914-1 (datasheet); Fig. AO4914-2 (package marking).)
a semiconductor substrate having dopants of a first conductivity type;	The accused device is an N-channel MOSFET, which is therefore formed on a substrate of doped N-type silicon. In the language of the claim, the N-type dopants in the substrate are a "first conductivity type." (Fig. AO4914-1 (datasheet); Fig. AO4914-3 (Scanning Electron Microscopy image), item A; Fig. AO4914-4 (Scanning Capacitance Microscopy image), item A.)
a trench extending a predetermined depth into said semiconductor substrate;	The accused device has a trench extending to a predetermined depth into the substrate. (Fig. AO4914-3 (Scanning Electron Microscopy image), item B; Fig. AO4914-4 (Scanning Capacitance Microscopy image), item B.)
a pair of doped source junctions having dopants of the first conductivity type, and positioned on opposite sides of the trench;	The accused device has a pair of source junctions (regions) positioned on opposite sides of the trench. (Fig. AO4914-3 (Scanning Electron Microscopy image), item C; Fig. AO4914-4 (Scanning Capacitance Microscopy image), item C.) Because the accused device is an N-channel MOSFET, the source junctions (regions) are formed with N-type dopants, which are dopants of the first conductivity type. (Fig. AO4914-4 (Scanning Capacitance Microscopy image), item C.)
a doped well having dopants of a second conductivity type opposite to said first conductivity type, and formed into the substrate to a depth that is less than said predetermined depth of the trench; and	The accused device has a lightly doped well formed with P-type dopants (a second conductivity type opposite to the first conductivity type) that is formed in the substrate, and the depth of the doped well is less than the predetermined depth of the trench. (Fig. AO4914-3 (Scanning Electron Microscopy image), item D; Fig. AO4914-4 (Scanning Capacitance Microscopy image), item D.)
a doped heavy body having dopants of the second conductivity type, and positioned adjacent each source junction on the opposite side of the source junction from the trench, said heavy body extending into said doped well to a depth that is less than said depth of said doped well,	The accused device has a highly doped heavy body formed with a higher concentration of P-type dopants (the second conductivity type) that is positioned adjacent to each source junction on the opposite side of the source junction from the trench. The P-type heavy body extends to a depth that is less than the depth of the well. (Fig. AO4914-3 (Scanning Electron Microscopy image), item E; Fig. AO4914-4 (Scanning Capacitance Microscopy image), item E.)
wherein the heavy body forms an abrupt junction with the well and the depth of the junction, relative to the depth of the well, is adjusted so that a transistor breakdown initiation point is spaced away from the trench in the semiconductor, when voltage is applied to the transistor.	The junction between the doped P-type heavy body and the well is an abrupt junction. (Fig. AO4914-5 (Secondary Ion Mass Spectroscopy data).) This abrupt junction creates a peak electric field when voltage is applied to the accused device, and the depth of this abrupt junction relative to the depth of the well is such that the peak electric field causes the breakdown initiation point to be spaced away from the trench.



CLAIM	AO4914 POWER MOSFET
2. The trench field effect transistor of claim 1 wherein said doped well has a substantially flat bottom.	The accused device has a doped well with a substantially flat bottom. (Fig. AO4914-3 (Scanning Electron Microscopy image), item D; Fig. AO4914-4 (Scanning Capacitance Microscopy image), item D.)
3. The trench field effect transistor of claim 1 wherein said trench has rounded top and bottom corners.	The trench of the accused device has a rounded top and bottom. (Fig. AO4914-3 (Scanning Electron Microscopy image), item B; Fig. AO4914-4 (Scanning Capacitance Microscopy image), item B.)
4. The trench field effect transistor of claim 1 wherein the abrupt junction causes the transistor breakdown initiation point to occur in the area of the junction, when voltage is applied to the transistor.	The abrupt junction in the accused device creates a peak electric field in the area of the junction when voltage is applied, so that the transistor breakdown initiation point occurs in the area of the abrupt junction. (Fig. AO4914-5 (Secondary Ion Mass Spectroscopy data).)
18. The trench field effect transistor of claim 1 further comprising an epitaxial layer having dopants of the first conductivity type, and formed between the substrate and the doped well, with no buried layer formed at an interface between the epitaxial layer and the substrate.	The accused device has an N-type epitaxial layer (formed with dopants of the first conductivity type) located between the N-type substrate and the lightly doped P-type well. (Fig. AO4914-3 (Scanning Electron Microscopy image), item F; Fig. AO4914-4 (Scanning Capacitance Microscopy image), item F.) There is no indication of a buried layer formed at the interface between the epitaxial layer and the substrate.

61138263 v1



# **EXHIBIT 8**



**EXHIBIT 8****INFRINGEMENT OF U.S. PATENT NO. 6,429,481****AOS AO4422 POWER MOSFET**

<b>CLAIM</b>	<b>AO4422 POWER MOSFET</b>
1. A trench field effect transistor comprising:	The AOS AO4422 Power MOSFET ("the accused device") is a trench field effect transistor. (Fig. AO4422-1 (datasheet); Fig. AO4422-2 (package marking).)
a semiconductor substrate having dopants of a first conductivity type;	The accused device is an N-channel MOSFET, which is therefore formed on a substrate of doped N-type silicon. In the language of the claim, the N-type dopants in the substrate are a "first conductivity type." (Fig. AO4422-1 (datasheet); Fig. AO4422-3 (Scanning Electron Microscopy image), item A; Fig. AO4422-4 (Scanning Capacitance Microscopy image), item A.)
a trench extending a predetermined depth into said semiconductor substrate;	The accused device has a trench extending to a predetermined depth into the substrate. (Fig. AO4422-3 (Scanning Electron Microscopy image), item B; Fig. AO4422-4 (Scanning Capacitance Microscopy image), item B.)
a pair of doped source junctions having dopants of the first conductivity type, and positioned on opposite sides of the trench;	The accused device has a pair of source junctions (regions) positioned on opposite sides of the trench. (Fig. AO4422-3 (Scanning Electron Microscopy image), item C; Fig. AO4422-4 (Scanning Capacitance Microscopy image), item C.) Because the accused device is an N-channel MOSFET, the source junctions (regions) are formed with N-type dopants, which are dopants of the first conductivity type. (Fig. AO4422-4 (Scanning Capacitance Microscopy image), item C.)
a doped well having dopants of a second conductivity type opposite to said first conductivity type, and formed into the substrate to a depth that is less than said predetermined depth of the trench; and	The accused device has a lightly doped well formed with P-type dopants (a second conductivity type opposite to the first conductivity type) that is formed in the substrate, and the depth of the doped well is less than the predetermined depth of the trench. (Fig. AO4422-3 (Scanning Electron Microscopy image), item D; Fig. AO4422-4 (Scanning Capacitance Microscopy image), item D.)
a doped heavy body having dopants of the second conductivity type, and positioned adjacent each source junction on the opposite side of the source junction from the trench, said heavy body extending into said doped well to a depth that is less than said depth of said doped well,	The accused device has a highly doped heavy body formed with a higher concentration of P-type dopants (the second conductivity type) that is positioned adjacent to each source junction on the opposite side of the source junction from the trench. The P-type heavy body extends to a depth that is less than the depth of the well. (Fig. AO4422-3 (Scanning Electron Microscopy image), item E; Fig. AO4422-4 (Scanning Capacitance Microscopy image), item E.)
wherein the heavy body forms an abrupt junction with the well and the depth of the junction, relative to the depth of the well, is adjusted so that a transistor breakdown initiation point is spaced away from the trench in the semiconductor, when voltage is applied to the transistor.	The junction between the doped P-type heavy body and the well is an abrupt junction. (Fig. AO4422-5 (Secondary Ion Mass Spectroscopy data).) This abrupt junction creates a peak electric field when voltage is applied to the accused device, and the depth of this abrupt junction relative to the depth of the well is such that the peak electric field causes the breakdown initiation point to be spaced away from the trench.



CLAIM	AO4422 POWER MOSFET
2. The trenched field effect transistor of claim 1 wherein said doped well has a substantially flat bottom.	The accused device has a doped well with a substantially flat bottom. (Fig. AO4422-3 (Scanning Electron Microscopy image), item D; Fig. AO4422-4 (Scanning Capacitance Microscopy image), item D.)
3. The trenched field effect transistor of claim 1 wherein said trench has rounded top and bottom corners.	The trench of the accused device has a rounded top and bottom. (Fig. AO4422-3 (Scanning Electron Microscopy image), item B; Fig. AO4422-4 (Scanning Capacitance Microscopy image), item B.)
4. The trenched field effect transistor of claim 1 wherein the abrupt junction causes the transistor breakdown initiation point to occur in the area of the junction, when voltage is applied to the transistor.	The abrupt junction in the accused device creates a peak electric field in the area of the junction when voltage is applied, so that the transistor breakdown initiation point occurs in the area of the abrupt junction. (Fig. AO4422-5. (Secondary Ion Mass Spectroscopy data).)
18. The trenched field effect transistor of claim 1 further comprising an epitaxial layer having dopants of the first conductivity type, and formed between the substrate and the doped well, with no buried layer formed at an interface between the epitaxial layer and the substrate.	The accused device has an N-type epitaxial layer (formed with dopants of the first conductivity type) located between the N-type substrate and the lightly doped P-type well. (Fig. AO4422-3 (Scanning Electron Microscopy image), item F; Fig. AO4422-4 (Scanning Capacitance Microscopy image), item F.) There is no indication of a buried layer formed at the interface between the epitaxial layer and the substrate.

61138269 v1



# **EXHIBIT 9**



**EXHIBIT 9****INFRINGEMENT OF U.S. PATENT NO. 6,429,481****AOS AO4704 POWER MOSFET**

<b>CLAIM</b>	<b>AO4704 POWER MOSFET</b>
1. A trench field effect transistor comprising:	The AOS AO4704 Power MOSFET ("the accused device") is a trench field effect transistor. (Fig. AO4704-1 (datasheet); Fig. AO4704-2 (package marking).)
a semiconductor substrate having dopants of a first conductivity type;	The accused device is an N-channel MOSFET, which is therefore formed on a substrate of doped N-type silicon. In the language of the claim, the N-type dopants in the substrate are a "first conductivity type." (Fig. AO4704-1 (datasheet); Fig. AO4704-3 (Scanning Electron Microscopy image), item A; Fig. AO4704-4 (Scanning Capacitance Microscopy image), item A.)
a trench extending a predetermined depth into said semiconductor substrate;	The accused device has a trench extending to a predetermined depth into the substrate. (Fig. AO4704-3 (Scanning Electron Microscopy image), item B; Fig. AO4704-4 (Scanning Capacitance Microscopy image), item B.)
a pair of doped source junctions having dopants of the first conductivity type, and positioned on opposite sides of the trench;	The accused device has a pair of source junctions (regions) positioned on opposite sides of the trench. (Fig. AO4704-3 (Scanning Electron Microscopy image), item C; Fig. AO4704-4 (Scanning Capacitance Microscopy image), item C.) Because the accused device is an N-channel MOSFET, the source junctions (regions) are formed with N-type dopants, which are dopants of the first conductivity type. (Fig. AO4704-4 (Scanning Capacitance Microscopy image), item C.)
a doped well having dopants of a second conductivity type opposite to said first conductivity type, and formed into the substrate to a depth that is less than said predetermined depth of the trench; and	The accused device has a lightly doped well formed with P-type dopants (a second conductivity type opposite to the first conductivity type) that is formed in the substrate, and the depth of the doped well is less than the predetermined depth of the trench. (Fig. AO4704-3 (Scanning Electron Microscopy image), item D; Fig. AO4704-4 (Scanning Capacitance Microscopy image), item D.)
a doped heavy body having dopants of the second conductivity type, and positioned adjacent each source junction on the opposite side of the source junction from the trench, said heavy body extending into said doped well to a depth that is less than said depth of said doped well,	The accused device has a highly doped heavy body formed with a higher concentration of P-type dopants (the second conductivity type) that is positioned adjacent to each source junction on the opposite side of the source junction from the trench. The P-type heavy body extends to a depth that is less than the depth of the well. (Fig. AO4704-3 (Scanning Electron Microscopy image), item E; Fig. AO4704-4 (Scanning Capacitance Microscopy image), item E.)
wherein the heavy body forms an abrupt junction with the well and the depth of the junction, relative to the depth of the well, is adjusted so that a transistor breakdown initiation point is spaced away from the trench in the semiconductor, when voltage is applied to the transistor.	The junction between the doped P-type heavy body and the well is an abrupt junction. (Fig. AO4704-5 (Secondary Ion Mass Spectroscopy data).) This abrupt junction creates a peak electric field when voltage is applied to the accused device, and the depth of this abrupt junction relative to the depth of the well is such that the peak electric field causes the breakdown initiation point to be spaced away from the trench.



CLAIM	AO4704 POWER MOSFET
2. The trench field effect transistor of claim 1 wherein said doped well has a substantially flat bottom.	The accused device has a doped well with a substantially flat bottom. (Fig. AO4704-3 (Scanning Electron Microscopy image), item D; Fig. AO4704-4 (Scanning Capacitance Microscopy image), item D.)
3. The trench field effect transistor of claim 1 wherein said trench has rounded top and bottom corners.	The trench of the accused device has a rounded top and bottom. (Fig. AO4704-3 (Scanning Electron Microscopy image), item B; Fig. AO4704-4 (Scanning Capacitance Microscopy image), item B.)
4. The trench field effect transistor of claim 1 wherein the abrupt junction causes the transistor breakdown initiation point to occur in the area of the junction, when voltage is applied to the transistor.	The abrupt junction in the accused device creates a peak electric field in the area of the junction when voltage is applied, so that the transistor breakdown initiation point occurs in the area of the abrupt junction. (Fig. AO4704-5 (Secondary Ion Mass Spectroscopy data).)
18. The trench field effect transistor of claim 1 further comprising an epitaxial layer having dopants of the first conductivity type, and formed between the substrate and the doped well, with no buried layer formed at an interface between the epitaxial layer and the substrate.	The accused device has an N-type epitaxial layer (formed with dopants of the first conductivity type) located between the N-type substrate and the lightly doped P-type well. (Fig. AO4704-3 (Scanning Electron Microscopy image), item F; Fig. AO4704-4 (Scanning Capacitance Microscopy image), item F.) There is no indication of a buried layer formed at the interface between the epitaxial layer and the substrate.

61138281 v1



# **EXHIBIT 10**



**EXHIBIT 10****INFRINGEMENT OF U.S. PATENT NO. 6,429,481****AOS AOD414 POWER MOSFET**

<b>CLAIM</b>	<b>AOD414 POWER MOSFET</b>
1. A trench field effect transistor comprising:	The AOS AOD414 Power MOSFET ("the accused device") is a trench field effect transistor. (Fig. AOD414-1 (datasheet); Fig. AOD414-2 (package marking).)
a semiconductor substrate having dopants of a first conductivity type;	The accused device is an N-channel MOSFET, which is therefore formed on a substrate of doped N-type silicon. In the language of the claim, the N-type dopants in the substrate are a "first conductivity type." (Fig. AOD414-1 (datasheet); Fig. AOD414-3 (Scanning Electron Microscopy image), item A; Fig. AOD414-4 (Scanning Capacitance Microscopy image), item A.)
a trench extending a predetermined depth into said semiconductor substrate;	The accused device has a trench extending to a predetermined depth into the substrate. (Fig. AOD414-3 (Scanning Electron Microscopy image), item B; Fig. AOD414-4 (Scanning Capacitance Microscopy image), item B.)
a pair of doped source junctions having dopants of the first conductivity type, and positioned on opposite sides of the trench;	The accused device has a pair of source junctions (regions) positioned on opposite sides of the trench. (Fig. AOD414-3 (Scanning Electron Microscopy image), item C; Fig. AOD414-4 (Scanning Capacitance Microscopy image), item C.) Because the accused device is an N-channel MOSFET, the source junctions (regions) are formed with N-type dopants, which are dopants of the first conductivity type. (Fig. AOD414-4 (Scanning Capacitance Microscopy image), item C.)
a doped well having dopants of a second conductivity type opposite to said first conductivity type, and formed into the substrate to a depth that is less than said predetermined depth of the trench; and	The accused device has a lightly doped well formed with P-type dopants (a second conductivity type opposite to the first conductivity type) that is formed in the substrate, and the depth of the doped well is less than the predetermined depth of the trench. (Fig. AOD414-3 (Scanning Electron Microscopy image), item D; Fig. AOD414-4 (Scanning Capacitance Microscopy image), item D.)
a doped heavy body having dopants of the second conductivity type, and positioned adjacent each source junction on the opposite side of the source junction from the trench, said heavy body extending into said doped well to a depth that is less than said depth of said doped well,	The accused device has a highly doped heavy body formed with a higher concentration of P-type dopants (the second conductivity type) that is positioned adjacent to each source junction on the opposite side of the source junction from the trench. The P-type heavy body extends to a depth that is less than the depth of the well. (Fig. AOD414-3 (Scanning Electron Microscopy image), item E; Fig. AOD414-4 (Scanning Capacitance Microscopy image), item E.)
wherein the heavy body forms an abrupt junction with the well and the depth of the junction, relative to the depth of the well, is adjusted so that a transistor breakdown initiation point is spaced away from the trench in the semiconductor, when voltage is applied to the transistor.	The junction between the doped P-type heavy body and the well is an abrupt junction. (Fig. AOD414-5 (Secondary Ion Mass Spectroscopy data).) This abrupt junction creates a peak electric field when voltage is applied to the accused device, and the depth of this abrupt junction relative to the depth of the well is such that the peak electric field causes the breakdown initiation point to be spaced away from the trench.



CLAIM	AOD414 POWER MOSFET
2. The trenched field effect transistor of claim 1 wherein said doped well has a substantially flat bottom.	The accused device has a doped well with a substantially flat bottom. (Fig. AOD414-3 (Scanning Electron Microscopy image), item D; Fig. AOD414-4 (Scanning Capacitance Microscopy image), item D.)
3. The trenched field effect transistor of claim 1 wherein said trench has rounded top and bottom corners.	The trench of the accused device has a rounded top and bottom. (Fig. AOD414-3 (Scanning Electron Microscopy image), item B; Fig. AOD414-4 (Scanning Capacitance Microscopy image), item B.)
4. The trenched field effect transistor of claim 1 wherein the abrupt junction causes the transistor breakdown initiation point to occur in the area of the junction, when voltage is applied to the transistor.	The abrupt junction in the accused device creates a peak electric field in the area of the junction when voltage is applied, so that the transistor breakdown initiation point occurs in the area of the abrupt junction. (Fig. AOD414-5 (Secondary Ion Mass Spectroscopy data).)
18. The trenched field effect transistor of claim 1 further comprising an epitaxial layer having dopants of the first conductivity type, and formed between the substrate and the doped well, with no buried layer formed at an interface between the epitaxial layer and the substrate.	The accused device has an N-type epitaxial layer (formed with dopants of the first conductivity type) located between the N-type substrate and the lightly doped P-type well. (Fig. AOD414-3 (Scanning Electron Microscopy image), item F; Fig. AOD414-4 (Scanning Capacitance Microscopy image), item F.) There is no indication of a buried layer formed at the interface between the epitaxial layer and the substrate.

61138285 v1



# **EXHIBIT 11**



**EXHIBIT 11****INFRINGEMENT OF U.S. PATENT NO. 6,429,481****AOS AO4413A POWER MOSFET**

<b>CLAIM</b>	<b>AO4413A POWER MOSFET</b>
1. A trench field effect transistor comprising:	The AOS AO4413A Power MOSFET ("the accused device") is a trench field effect transistor. (Fig. AO4413A-1 (datasheet); Fig. AO4413A-2 (package marking).)
a semiconductor substrate having dopants of a first conductivity type;	The accused device is a P-channel MOSFET, which is therefore formed on a substrate of doped P-type silicon. In the language of the claim, the P-type dopants in the substrate are a "first conductivity type." (Fig. AO4413A-1 (datasheet); Fig. AO4413A-3 (Scanning Electron Microscopy image), item A; Fig. AO4413A-4 (Scanning Capacitance Microscopy image), item A.)
a trench extending a predetermined depth into said semiconductor substrate;	The accused device has a trench extending to a predetermined depth into the substrate. (Fig. AO4413A-3 (Scanning Electron Microscopy image), item B; Fig. AO4413A-4 (Scanning Capacitance Microscopy image), item B.)
a pair of doped source junctions having dopants of the first conductivity type, and positioned on opposite sides of the trench;	The accused device has a pair of source junctions (regions) positioned on opposite sides of the trench. (Fig. AO4413A-3 (Scanning Electron Microscopy image), item C; Fig. AO4413A-4 (Scanning Capacitance Microscopy image), item C.) Because the accused device is a P-channel MOSFET, the source junctions (regions) are formed with P-type dopants, which are dopants of the first conductivity type. (Fig. AO4413A-4 (Scanning Capacitance Microscopy image), item C.)
a doped well having dopants of a second conductivity type opposite to said first conductivity type, and formed into the substrate to a depth that is less than said predetermined depth of the trench; and	The accused device has a lightly doped well formed with N-type dopants (a second conductivity type opposite to the first conductivity type) that is formed in the substrate, and the depth of the doped well is less than the predetermined depth of the trench. (Fig. AO4413A-3 (Scanning Electron Microscopy image), item D; Fig. AO4413A-4 (Scanning Capacitance Microscopy image), item D.)
a doped heavy body having dopants of the second conductivity type, and positioned adjacent each source junction on the opposite side of the source junction from the trench, said heavy body extending into said doped well to a depth that is less than said depth of said doped well,	The accused device has a highly doped heavy body formed with a higher concentration of N-type dopants (the second conductivity type) that is positioned adjacent to each source junction on the opposite side of the source junction from the trench. The N-type heavy body extends to a depth that is less than the depth of the well. (Fig. AO4413A-3 (Scanning Electron Microscopy image), item E; Fig. AO4413A-4 (Scanning Capacitance Microscopy image), item E.)
wherein the heavy body forms an abrupt junction with the well and the depth of the junction, relative to the depth of the well, is adjusted so that a transistor breakdown initiation point is spaced away from the trench in the semiconductor, when voltage is applied to the transistor.	The junction between the doped N-type heavy body and the well is an abrupt junction. (Fig. AO4413A-5 (Secondary Ion Mass Spectroscopy data).) This abrupt junction creates a peak electric field when voltage is applied to the accused device, and the depth of this abrupt junction relative to the depth of the well is such that the peak electric field causes the breakdown initiation point to be spaced away from the trench.



CLAIM	AO4413A POWER MOSFET
2. The trenched field effect transistor of claim 1 wherein said doped well has a substantially flat bottom.	The accused device has a doped well with a substantially flat bottom. (Fig. AO4413A-3 (Scanning Electron Microscopy image), item D; Fig. AO4413A-4 (Scanning Capacitance Microscopy image), item D.)
3. The trenched field effect transistor of claim 1 wherein said trench has rounded top and bottom corners.	The trench of the accused device has a rounded top and bottom. (Fig. AO4413A-3 (Scanning Electron Microscopy image), item B; Fig. AO4413A-4 (Scanning Capacitance Microscopy image), item B.)
4. The trenched field effect transistor of claim 1 wherein the abrupt junction causes the transistor breakdown initiation point to occur in the area of the junction, when voltage is applied to the transistor.	The abrupt junction in the accused device creates a peak electric field in the area of the junction when voltage is applied, so that the transistor breakdown initiation point occurs in the area of the abrupt junction. (Fig. AO4413A-5 (Secondary Ion Mass Spectroscopy data).)
18. The trenched field effect transistor of claim 1 further comprising an epitaxial layer having dopants of the first conductivity type, and formed between the substrate and the doped well, with no buried layer formed at an interface between the epitaxial layer and the substrate.	The accused device has a P-type epitaxial layer (formed with dopants of the first conductivity type) located between the P-type substrate and the lightly doped N-type well. (Fig. AO4413A-3 (Scanning Electron Microscopy image), item F; Fig. AO4413A-4 (Scanning Capacitance Microscopy image), item F.) There is no indication of a buried layer formed at the interface between the epitaxial layer and the substrate.

61138414 v1



# **EXHIBIT 12**



**EXHIBIT 12****INFRINGEMENT OF U.S. PATENT NO. 6,429,481****AOS AO6405 POWER MOSFET**

<b>CLAIM</b>	<b>AO6405 POWER MOSFET</b>
1. A trench field effect transistor comprising:	The AOS AO6405 Power MOSFET ("the accused device") is a trench field effect transistor. (Fig. AO6405-1 (datasheet); Fig. AO6405-2 (package marking).)
a semiconductor substrate having dopants of a first conductivity type;	The accused device is a P-channel MOSFET, which is therefore formed on a substrate of doped P-type silicon. In the language of the claim, the P-type dopants in the substrate are a "first conductivity type." (Fig. AO6405-1 (datasheet); Fig. AO6405-3 (Scanning Electron Microscopy image), item A; Fig. AO6405-4 (Scanning Capacitance Microscopy image), item A.)
a trench extending a predetermined depth into said semiconductor substrate;	The accused device has a trench extending to a predetermined depth into the substrate. (Fig. AO6405-3 (Scanning Electron Microscopy image), item B; Fig. AO6405-4 (Scanning Capacitance Microscopy image), item B.)
a pair of doped source junctions having dopants of the first conductivity type, and positioned on opposite sides of the trench;	The accused device has a pair of source junctions (regions) positioned on opposite sides of the trench. (Fig. AO6405-3 (Scanning Electron Microscopy image), item C; Fig. AO6405-4 (Scanning Capacitance Microscopy image), item C.) Because the accused device is a P-channel MOSFET, the source junctions (regions) are formed with P-type dopants, which are dopants of the first conductivity type. (Fig. AO6405-4 (Scanning Capacitance Microscopy image), item C.)
a doped well having dopants of a second conductivity type opposite to said first conductivity type, and formed into the substrate to a depth that is less than said predetermined depth of the trench; and	The accused device has a lightly doped well formed with N-type dopants (a second conductivity type opposite to the first conductivity type) that is formed in the substrate, and the depth of the doped well is less than the predetermined depth of the trench. (Fig. AO6405-3 (Scanning Electron Microscopy image), item D; Fig. AO6405-4 (Scanning Capacitance Microscopy image), item D.)
a doped heavy body having dopants of the second conductivity type, and positioned adjacent each source junction on the opposite side of the source junction from the trench, said heavy body extending into said doped well to a depth that is less than said depth of said doped well,	The accused device has a highly doped heavy body formed with a higher concentration of N-type dopants (the second conductivity type) that is positioned adjacent to each source junction on the opposite side of the source junction from the trench. The N-type heavy body extends to a depth that is less than the depth of the well. (Fig. AO6405-3 (Scanning Electron Microscopy image), item E; Fig. AO6405-4 (Scanning Capacitance Microscopy image), item E.)
wherein the heavy body forms an abrupt junction with the well and the depth of the junction, relative to the depth of the well, is adjusted so that a transistor breakdown initiation point is spaced away from the trench in the semiconductor, when voltage is applied to the transistor.	The junction between the doped N-type heavy body and the well is an abrupt junction. (Fig. AO6405-5 (Secondary Ion Mass Spectroscopy data).) This abrupt junction creates a peak electric field when voltage is applied to the accused device, and the depth of this abrupt junction relative to the depth of the well is such that the peak electric field causes the breakdown initiation point to be spaced away from the trench.



CLAIM	AO6405 POWER MOSFET
2. The trenched field effect transistor of claim 1 wherein said doped well has a substantially flat bottom.	The accused device has a doped well with a substantially flat bottom. (Fig. AO6405-3 (Scanning Electron Microscopy image), item D; Fig. AO6405-4 (Scanning Capacitance Microscopy image), item D.)
3. The trenched field effect transistor of claim 1 wherein said trench has rounded top and bottom corners.	The trench of the accused device has a rounded top and bottom. (Fig. AO6405-3 (Scanning Electron Microscopy image), item B; Fig. AO6405-4 (Scanning Capacitance Microscopy image), item B.)
4. The trenched field effect transistor of claim 1 wherein the abrupt junction causes the transistor breakdown initiation point to occur in the area of the junction, when voltage is applied to the transistor.	The abrupt junction in the accused device creates a peak electric field in the area of the junction when voltage is applied, so that the transistor breakdown initiation point occurs in the area of the abrupt junction. (Fig. AO6405-5 (Secondary Ion Mass Spectroscopy data).)
18. The trenched field effect transistor of claim 1 further comprising an epitaxial layer having dopants of the first conductivity type, and formed between the substrate and the doped well, with no buried layer formed at an interface between the epitaxial layer and the substrate.	The accused device has a P-type epitaxial layer (formed with dopants of the first conductivity type) located between the P-type substrate and the lightly doped N-type well. (Fig. AO6405-3 (Scanning Electron Microscopy image), item F; Fig. AO6405-4 (Scanning Capacitance Microscopy image), item F.) There is no indication of a buried layer formed at the interface between the epitaxial layer and the substrate.

61138412 v1



# **EXHIBIT 13**



**EXHIBIT 13****INFRINGEMENT OF U.S. PATENT NO. 6,429,481****AOS AO4912 POWER MOSFET**

<b>CLAIM</b>	<b>AO4912 POWER MOSFET</b>
1. A trench field effect transistor comprising:	The AOS AO4912 Power MOSFET ("the accused device") is a trench field effect transistor. (Fig. AO4912-1 (datasheet); Fig. AO4912-2 (package marking).)
a semiconductor substrate having dopants of a first conductivity type;	The accused device is an N-channel MOSFET, which is therefore formed on a substrate of doped N-type silicon. In the language of the claim, the N-type dopants in the substrate are a "first conductivity type." (Fig. AO4912-1 (datasheet); Fig. AO4912-3 (Scanning Electron Microscopy image), item A; Fig. AO4912-4 (Scanning Capacitance Microscopy image), item A.)
a trench extending a predetermined depth into said semiconductor substrate;	The accused device has a trench extending to a predetermined depth into the substrate. (Fig. AO4912-3 (Scanning Electron Microscopy image), item B; Fig. AO4912-4 (Scanning Capacitance Microscopy image), item B.)
a pair of doped source junctions having dopants of the first conductivity type, and positioned on opposite sides of the trench;	The accused device has a pair of source junctions (regions) positioned on opposite sides of the trench. (Fig. AO4912-3 (Scanning Electron Microscopy image), item C; Fig. AO4912-4 (Scanning Capacitance Microscopy image), item C.) Because the accused device is an N-channel MOSFET, the source junctions (regions) are formed with N-type dopants, which are dopants of the first conductivity type.
a doped well having dopants of a second conductivity type opposite to said first conductivity type, and formed into the substrate to a depth that is less than said predetermined depth of the trench; and	The accused device has a lightly doped well formed with P-type dopants (a second conductivity type opposite to the first conductivity type) that is formed in the substrate, and the depth of the doped well is less than the predetermined depth of the trench. (Fig. AO4912-3 (Scanning Electron Microscopy image), item D; Fig. AO4912-4 (Scanning Capacitance Microscopy image), item D.)
a doped heavy body having dopants of the second conductivity type, and positioned adjacent each source junction on the opposite side of the source junction from the trench, said heavy body extending into said doped well to a depth that is less than said depth of said doped well,	The accused device has a highly doped heavy body formed with a higher concentration of P-type dopants (the second conductivity type) that is positioned adjacent to each source junction on the opposite side of the source junction from the trench. The P-type heavy body extends to a depth that is less than the depth of the well. (Fig. AO4912-3 (Scanning Electron Microscopy image), item E; Fig. AO4912-4 (Scanning Capacitance Microscopy image), item E.)
wherein the heavy body forms an abrupt junction with the well and the depth of the junction, relative to the depth of the well, is adjusted so that a transistor breakdown initiation point is spaced away from the trench in the semiconductor, when voltage is applied to the transistor.	The junction between the doped P-type heavy body and the well is an abrupt junction. (Fig. AO4912-5 (Secondary Ion Mass Spectroscopy data).) This abrupt junction creates a peak electric field when voltage is applied to the accused device, and the depth of this abrupt junction relative to the depth of the well is such that the peak electric field causes the breakdown initiation point to be spaced away from the trench.



CLAIM	AO4912 POWER MOSFET
2. The trenched field effect transistor of claim 1 wherein said doped well has a substantially flat bottom.	The accused device has a doped well with a substantially flat bottom. (Fig. AO4912-3 (Scanning Electron Microscopy image), item D; Fig. AO4912-4 (Scanning Capacitance Microscopy image), item D.)
3. The trenched field effect transistor of claim 1 wherein said trench has rounded top and bottom corners.	The trench of the accused device has a rounded top and bottom. (Fig. AO4912-3 (Scanning Electron Microscopy image), item B; Fig. AO4912-4 (Scanning Capacitance Microscopy image), item B.)
4. The trenched field effect transistor of claim 1 wherein the abrupt junction causes the transistor breakdown initiation point to occur in the area of the junction, when voltage is applied to the transistor.	The abrupt junction in the accused device creates a peak electric field in the area of the junction when voltage is applied, so that the transistor breakdown initiation point occurs in the area of the abrupt junction. (Fig. AO4912-5 (Secondary Ion Mass Spectroscopy data).)
6. An array of transistor cells comprising:	The accused device is formed with an array of transistor cells formed in a striped design as described below. (Fig. AO4912-3 (Scanning Electron Microscopy image); Fig. AO4912-4 (Scanning Capacitance Microscopy image); Fig. AO4912-6 (Scanning Electron Microscopy image (plan view)).)
a semiconductor substrate having a first conductivity type;	The accused device is an N-channel MOSFET, which is therefore formed on a substrate of doped N-type silicon. In the language of the claim, the N-type dopants in the substrate are a "first conductivity type." (Fig. AO4912-1 (datasheet); Fig. AO4912-3 (Scanning Electron Microscopy image), item A; Fig. AO4912-4 (Scanning Capacitance Microscopy image), item A.)
a plurality of gate-forming trenches arranged substantially parallel to each other, each trench extending a predetermined depth into said substrate and the space between adjacent trenches defining a contact area;	The accused device has gates formed using a striped design with substantially parallel trenches, with the trenches extending to a predetermined depth into the substrate and contact areas formed between the parallel trenches. (Fig. AO4912-3 (Scanning Electron Microscopy image), item B; Fig. AO4912-4 (Scanning Capacitance Microscopy image), item B; Fig. AO4912-8 (Scanning Electron Microscopy image (plan view), items B and C.)
a pair of doped source junctions, positioned on opposite sides of the trench and extending along the length of the trench, the source junctions having the first conductivity type;	The accused device has a pair of source junctions (regions) positioned on opposite sides of the trench and extending along the length of the trench. (Fig. AO4912-3 (Scanning Electron Microscopy image), item C; Fig. AO4912-4 (Scanning Capacitance Microscopy image), item C; Fig. AO4912-8 (Scanning Electron Microscopy image (plan view), item A.) Because the accused device is an N-channel MOSFET, the source junctions (regions) are formed with N-type dopants, which are dopants of the first conductivity type.
a doped well having a second conductivity type with a charge opposite that of the first conductivity type, the doped well formed in the semiconductor substrate between each pair of gate-forming trenches;	The accused device has a lightly doped well formed with P-type dopants (a second conductivity type opposite to the first conductivity type) that is formed in the substrate between each pair of gate-forming trenches. (Fig. AO4912-3 (Scanning Electron Microscopy image), item D; Fig. AO4912-4 (Scanning Capacitance Microscopy image), item D.)
a doped heavy body having the second conductivity type formed inside the doped well and positioned adjacent each source junction, the deepest portion of said heavy body extending less deeply into said semiconductor substrate than said predetermined depth of said trenches; and	The accused device has a highly doped heavy body formed with a higher concentration of P-type dopants (the second conductivity type) that is formed inside the doped well and positioned adjacent to each source junction. The deepest portion of the P-type heavy body extends to a depth in the substrate that is less than the predetermined depth of the trenches. (Fig. AO4912-3 (Scanning Electron Microscopy image), item E; Fig. AO4912-4 (Scanning Capacitance Microscopy image), item E.)



CLAIM	AO4912 POWER MOSFET
alternating heavy body and source contact regions defined at the surface of the semiconductor substrate along the length of the contact area,	The accused device has alternating doped heavy body and source contact regions at the surface of the substrate along the length of the contact area. (Fig. AO4912-9 (Scanning Capacitance Microscopy image), items B and C.)
wherein the heavy body forms an abrupt junction with the well, and a depth of the heavy body relative to a depth of the well is adjusted so that breakdown of the transistor originates in the semiconductor in a region spaced away from the trenches when voltage is applied to the transistor.	The junction between the highly doped P-type heavy body and the lightly doped P-type well is an abrupt junction. (Fig. AO4912-5 (Secondary Ion Mass Spectroscopy data).) This abrupt junction creates a peak electric field when voltage is applied to the accused device, and the depth of this abrupt junction relative to the depth of the well is such that the peak electric field causes the breakdown initiation point to be spaced away from the trench.
7. The array of transistor cells of claim 6, wherein each said doped well has a substantially flat bottom.	The accused device has a doped well with a substantially flat bottom. (Fig. AO4912-3 (Scanning Electron Microscopy image), item D; Fig. AO4912-4 (Scanning Capacitance Microscopy image), item D.)
8. The array of transistor cells of claim 6 wherein the controlled depth of the junction causes the breakdown origination point to occur approximately halfway between adjacent gate-forming trenches.	The depth of the abrupt junction is selected to cause the breakdown origination point to occur approximately halfway between adjacent gate-forming trenches. (Fig. AO4912-5 (Secondary Ion Mass Spectroscopy data).)
9. The array of transistor cells of claim 6 wherein each said doped well has a depth less than the predetermined depth of said gate-forming trenches.	The accused device has a doped well which has a depth that is less than the predetermined depth of the gate-forming trenches. (Fig. AO4912-3 (Scanning Electron Microscopy image), item D; Fig. AO4912-4 (Scanning Capacitance Microscopy image), item D.)
10. The array of transistor cells of claim 6 wherein each said gate-forming trench has rounded top and bottom corners.	The trench of the accused device has rounded top and bottom corners. (Fig. AO4912-3 (Scanning Electron Microscopy image), item B; Fig. AO4912-4 (Scanning Capacitance Microscopy image), item B.)
11. The array of transistor cells of claim 9 further comprising a field termination structure surrounding the periphery of the array.	The accused device has a field termination structure surrounding the periphery of the array. (Fig. AO4912-6 (Scanning Electron Microscopy image), item A.)
15. A trenched field effect transistor formed on a substrate, comprising:	The accused device is a trenched field effect transistor formed on a substrate. (Fig. AO4912-1 (datasheet); Fig. AO4912-3 (Scanning Electron Microscopy image), item A; Fig. AO4912-4 (Scanning Capacitance Microscopy image), item A.)
a plurality of trenches formed in parallel along a longitudinal axis, the plurality of trenches extending into the substrate to a first depth;	The accused device has a plurality of trenches formed in parallel along a longitudinal axis, the trenches extending to a first depth into the substrate. (Fig. AO4912-3 (Scanning Electron Microscopy image), item B; Fig. AO4912-4 (Scanning Capacitance Microscopy image), item B; Fig. AO4912-6 (Scanning Electron Microscopy image (plan view), item B.)
a doped well extending into the substrate between each pair of trenches;	The accused device has a doped well formed in the substrate between each pair of trenches. (Fig. AO4912-3 (Scanning Electron Microscopy image), item D; Fig. AO4912-4 (Scanning Capacitance Microscopy image), item D.)



CLAIM	AO4912 POWER MOSFET
a pair of doped source regions formed on opposite sides of each trench; and	The accused device has a pair of doped source regions formed on opposite sides of each trench. (Fig. AO4912-3 (Scanning Electron Microscopy image), item C; Fig. AO4912-4 (Scanning Capacitance Microscopy image), item C.) Since the accused device is an N-channel device, the source regions are doped with N-type dopants.
a doped heavy body formed inside the doped well adjacent each source region, the doped heavy body extending into the doped well to a second depth that is less than the first depth,	The accused device has a doped heavy body formed with a higher concentration of P-type dopants than is located inside the doped well. The doped heavy body extends to a second depth that is less than the first depth of the trench. (Scanning Electron Microscopy image), item E; Fig. AO4912-4 (Scanning Capacitance Microscopy image), item E.)
wherein the doped heavy body:	
forms a continuous doped region along substantially the entire longitudinal axis of a trench, and	The doped heavy body forms a continuous region along substantially the entire longitudinal axis of the trench. (Fig. AO4912-3 (Scanning Electron Microscopy image), item E; Fig. AO4912-4 (Scanning Capacitance Microscopy image), item E.)
forms an abrupt junction with the well, and a depth of the heavy body junction relative to a maximum depth of the well, is adjusted so that a peak electric field in the substrate is spaced away from the trench when voltage is applied to the transistor.	The junction between the highly doped P-type heavy body and the lightly doped P-type well is an abrupt junction. (Fig. AO4912-5 (Secondary Ion Mass Spectroscopy data).) This abrupt junction creates a peak electric field when voltage is applied to the accused device, and the depth of this abrupt junction relative to the depth of the well is such that the peak electric field causes the breakdown initiation point to be spaced away from the trench.
16. The trenched field effect transistor of claim 15 further comprising source and heavy body contact areas defined on a surface of the substrate between each pair of trenches.	The accused device has source and heavy body contact areas at the surface of the substrate between each pair of trenches. (Fig. AO4912-9 (Scanning Capacitance Microscopy image (plan view)).)
17. The trenched field effect transistor of claim 16 wherein the contact areas alternate between source and heavy body contacts.	The source and heavy body contact areas alternate at the surface of the substrate between each pair of trenches. (Fig. AO4912-9 (Scanning Capacitance Microscopy image (plan view)).)
18. The trenched field effect transistor of claim 1 further comprising an epitaxial layer having dopants of the first conductivity type, and formed between the substrate and the doped well, with no buried layer formed at an interface between the epitaxial layer and the substrate.	The accused device has an N-type epitaxial layer (formed with dopants of the first conductivity type) located between the N-type substrate and the lightly doped P-type well. (Fig. AO4912-3 (Scanning Electron Microscopy image), items A, D, F; Fig. AO4912-4 (Scanning Capacitance Microscopy image), items A, D, F.) There is no indication of a buried layer formed at the interface between the epitaxial layer and the substrate.
21. The trenched field effect transistor of claim 6, further comprising:	
an epitaxial layer having the first conductivity type formed between the substrate and the well, with no buried layer formed at an interface between the epitaxial layer and the substrate.	The accused device has an N-type epitaxial layer (formed with dopants of the first conductivity type) located between the N-type substrate and the lightly doped P-type well. (Fig. AO4912-3 (Scanning Electron Microscopy image), items A, D, F; Fig. AO4912-4 (Scanning Capacitance Microscopy image), items A, D, F.) There is no indication of a buried layer formed at the interface between the epitaxial layer and the substrate.



CLAIM	AO4912 POWER MOSFET
22. The trench field effect transistor of claim 15, further comprising:	
an epitaxial layer having the first conductivity type formed between the substrate and the well,	The accused device has an N-type epitaxial layer (formed with dopants of the first conductivity type) located between the N-type substrate and the lightly doped P-type well. (Fig. AO4912-3 (Scanning Electron Microscopy image), items A, D, F; Fig. AO4912-4 (Scanning Capacitance Microscopy image), items A, D, F.)
wherein the second depth relative to a depth of the well is adjusted to eliminate the need for any layers disposed between the epitaxial layer and the substrate.	The accused device has a doped heavy body formed at depth relative to the depth of the P-type well such that there is no need for any layers disposed between the epitaxial layer and the substrate. (Fig. AO4912-3 (Scanning Electron Microscopy image), items D and E; Fig. AO4912-4 (Scanning Capacitance Microscopy image), items D and E.)

61139165 v1



# **EXHIBIT 14**



**EXHIBIT 14****INFRINGEMENT OF U.S. PATENT NO. 6,429,481****AOS AOD438 POWER MOSFET**

<b>CLAIM</b>	<b>AOD438 POWER MOSFET</b>
1. A trench field effect transistor comprising:	The AOS AOD438 Power MOSFET ("the accused device") is a trench field effect transistor. (Fig. AOD438-1 (datasheet); Fig. AOD438-2 (package marking).)
a semiconductor substrate having dopants of a first conductivity type;	The accused device is an N-channel MOSFET, which is therefore formed on a substrate of doped N-type silicon. In the language of the claim, the N-type dopants in the substrate are a "first conductivity type." (Fig. AOD438-1 (datasheet); Fig. AOD438-3 (Scanning Electron Microscopy image), item A; Fig. AOD438-4 (Scanning Capacitance Microscopy image), item A.)
a trench extending a predetermined depth into said semiconductor substrate;	The accused device has a trench extending to a predetermined depth into the substrate. (Fig. AOD438-3 (Scanning Electron Microscopy image), item B; Fig. AOD438-4 (Scanning Capacitance Microscopy image), item B.)
a pair of doped source junctions having dopants of the first conductivity type, and positioned on opposite sides of the trench;	The accused device has a pair of source junctions (regions) positioned on opposite sides of the trench. (Fig. AOD438-3 (Scanning Electron Microscopy image), item C; Fig. AOD438-4 (Scanning Capacitance Microscopy image), item C.) Because the accused device is an N-channel MOSFET, the source junctions (regions) are formed with N-type dopants, which are dopants of the first conductivity type.
a doped well having dopants of a second conductivity type opposite to said first conductivity type, and formed into the substrate to a depth that is less than said predetermined depth of the trench; and	The accused device has a lightly doped well formed with P-type dopants (a second conductivity type opposite to the first conductivity type) that is formed in the substrate, and the depth of the doped well is less than the predetermined depth of the trench. (Fig. AOD438-3 (Scanning Electron Microscopy image), item D; Fig. AOD438-4 (Scanning Capacitance Microscopy image), item D.)
a doped heavy body having dopants of the second conductivity type, and positioned adjacent each source junction on the opposite side of the source junction from the trench, said heavy body extending into said doped well to a depth that is less than said depth of said doped well,	The accused device has a highly doped heavy body formed with a higher concentration of P-type dopants (the second conductivity type) that is positioned adjacent to each source junction on the opposite side of the source junction from the trench. The P-type heavy body extends to a depth that is less than the depth of the well. (Fig. AOD438-3 (Scanning Electron Microscopy image), item E; Fig. AOD438-4 (Scanning Capacitance Microscopy image), item E.)
wherein the heavy body forms an abrupt junction with the well and the depth of the junction, relative to the depth of the well, is adjusted so that a transistor breakdown initiation point is spaced away from the trench in the semiconductor, when voltage is applied to the transistor.	The junction between the doped P-type heavy body and the well is an abrupt junction. (Fig. AOD438-5 (Secondary Ion Mass Spectroscopy data).) This abrupt junction creates a peak electric field when voltage is applied to the accused device, and the depth of this abrupt junction relative to the depth of the well is such that the peak electric field causes the breakdown initiation point to be spaced away from the trench.



CLAIM	AOD438 POWER MOSFET
2. The trenched field effect transistor of claim 1 wherein said doped well has a substantially flat bottom.	The accused device has a doped well with a substantially flat bottom. (Fig. AOD438-3 (Scanning Electron Microscopy image), item D; Fig. AOD438-4 (Scanning Capacitance Microscopy image), item D.)
3. The trenched field effect transistor of claim 1 wherein said trench has rounded top and bottom corners.	The trench of the accused device has a rounded top and bottom. (Fig. AOD438-3 (Scanning Electron Microscopy image), item B; Fig. AOD438-4 (Scanning Capacitance Microscopy image), item B.)
4. The trenched field effect transistor of claim 1 wherein the abrupt junction causes the transistor breakdown initiation point to occur in the area of the junction, when voltage is applied to the transistor.	The abrupt junction in the accused device creates a peak electric field in the area of the junction when voltage is applied, so that the transistor breakdown initiation point occurs in the area of the abrupt junction. (Fig. AOD438-5 (Secondary Ion Mass Spectroscopy data).)
6. An array of transistor cells comprising:	The accused device is formed with an array of transistor cells formed in a striped design as described below. (Fig. AOD438-3 (Scanning Electron Microscopy image); Fig. AOD438-4 (Scanning Capacitance Microscopy image); Fig. AOD438-6 (Scanning Electron Microscopy image (plan view)).)
a semiconductor substrate having a first conductivity type;	The accused device is an N-channel MOSFET, which is therefore formed on a substrate of doped N-type silicon. In the language of the claim, the N-type dopants in the substrate are a "first conductivity type." (Fig. AOD438-1 (datasheet); Fig. AOD438-3 (Scanning Electron Microscopy image), item A; Fig. AOD438-4 (Scanning Capacitance Microscopy image), item A.)
a plurality of gate-forming trenches arranged substantially parallel to each other, each trench extending a predetermined depth into said substrate and the space between adjacent trenches defining a contact area;	The accused device has gates formed using a striped design with substantially parallel trenches, with the trenches extending to a predetermined depth into the substrate and contact areas formed between the parallel trenches. (Fig. AOD438-3 (Scanning Electron Microscopy image), item B; Fig. AOD438-4 (Scanning Capacitance Microscopy image), item B; Fig. AOD438-8 (Scanning Electron Microscopy image (plan view), items B and C.)
a pair of doped source junctions, positioned on opposite sides of the trench and extending along the length of the trench, the source junctions having the first conductivity type;	The accused device has a pair of source junctions (regions) positioned on opposite sides of the trench and extending along the length of the trench. (Fig. AOD438-3 (Scanning Electron Microscopy image), item C; Fig. AOD438-4 (Scanning Capacitance Microscopy image), item C; Fig. AOD438-8 (Scanning Electron Microscopy image (plan view), item A.) Because the accused device is an N-channel MOSFET, the source junctions (regions) are formed with N-type dopants, which are dopants of the first conductivity type.
a doped well having a second conductivity type with a charge opposite that of the first conductivity type, the doped well formed in the semiconductor substrate between each pair of gate-forming trenches;	The accused device has a lightly doped well formed with P-type dopants (a second conductivity type opposite to the first conductivity type) that is formed in the substrate between each pair of gate-forming trenches. (Fig. AOD438-3 (Scanning Electron Microscopy image), item D; Fig. AOD438-4 (Scanning Capacitance Microscopy image), item D.)
a doped heavy body having the second conductivity type formed inside the doped well and positioned adjacent each source junction, the deepest portion of said heavy body extending less deeply into said semiconductor substrate than said predetermined depth of said trenches; and	The accused device has a highly doped heavy body formed with a higher concentration of P-type dopants (the second conductivity type) that is formed inside the doped well and positioned adjacent to each source junction. The deepest portion of the P-type heavy body extends to a depth in the substrate that is less than the predetermined depth of the trenches. (Fig. AOD438-3 (Scanning Electron Microscopy image), item E; Fig. AOD438-4 (Scanning Capacitance Microscopy image), item E.)



CLAIM	AOD438 POWER MOSFET
alternating heavy body and source contact regions defined at the surface of the semiconductor substrate along the length of the contact area,	The accused device has alternating doped heavy body and source contact regions at the surface of the substrate along the length of the contact area. (Fig. AOD438-9 (Scanning Capacitance Microscopy image), items B and C.)
wherein the heavy body forms an abrupt junction with the well, and a depth of the heavy body relative to a depth of the well is adjusted so that breakdown of the transistor originates in the semiconductor in a region spaced away from the trenches when voltage is applied to the transistor.	The junction between the highly doped P-type heavy body and the lightly doped P-type well is an abrupt junction. (Fig. AOD438-5 (Secondary Ion Mass Spectroscopy data).) This abrupt junction creates a peak electric field when voltage is applied to the accused device, and the depth of this abrupt junction relative to the depth of the well is such that the peak electric field causes the breakdown initiation point to be spaced away from the trench.
7. The array of transistor cells of claim 6, wherein each said doped well has a substantially flat bottom.	The accused device has a doped well with a substantially flat bottom. (Fig. AOD438-3 (Scanning Electron Microscopy image), item D; Fig. AOD438-4 (Scanning Capacitance Microscopy image), item D.)
8. The array of transistor cells of claim 6 wherein the controlled depth of the junction causes the breakdown origination point to occur approximately halfway between adjacent gate-forming trenches.	The depth of the abrupt junction is selected to cause the breakdown origination point to occur approximately halfway between adjacent gate-forming trenches. (Fig. AOD438-5 (Secondary Ion Mass Spectroscopy data).)
9. The array of transistor cells of claim 6 wherein each said doped well has a depth less than the predetermined depth of said gate-forming trenches.	The accused device has a doped well which has a depth that is less than the predetermined depth of the gate-forming trenches. (Fig. AOD438-3 (Scanning Electron Microscopy image), item D; Fig. AOD438-4 (Scanning Capacitance Microscopy image), item D.)
10. The array of transistor cells of claim 6 wherein each said gate-forming trench has rounded top and bottom corners.	The trench of the accused device has rounded top and bottom corners. (Fig. AOD438-3 (Scanning Electron Microscopy image), item B; Fig. AOD438-4 (Scanning Capacitance Microscopy image), item B.)
11. The array of transistor cells of claim 9 further comprising a field termination structure surrounding the periphery of the array.	The accused device has a field termination structure surrounding the periphery of the array. (Fig. AOD438-6 (Scanning Electron Microscopy image), item A.)
15. A trenched field effect transistor formed on a substrate, comprising:	The accused device is a trenched field effect transistor formed on a substrate. (Fig. AOD438-1 (datasheet); Fig. AOD438-3 (Scanning Electron Microscopy image), item A; Fig. AOD438-4 (Scanning Capacitance Microscopy image), item A.)
a plurality of trenches formed in parallel along a longitudinal axis, the plurality of trenches extending into the substrate to a first depth;	The accused device has a plurality of trenches formed in parallel along a longitudinal axis, the trenches extending to a first depth into the substrate. (Fig. AOD438-3 (Scanning Electron Microscopy image), item B; Fig. AOD438-4 (Scanning Capacitance Microscopy image), item B; Fig. AOD438-6 (Scanning Electron Microscopy image (plan view), item B.)
a doped well extending into the substrate between each pair of trenches;	The accused device has a doped well formed in the substrate between each pair of trenches. (Fig. AOD438-3 (Scanning Electron Microscopy image), item D; Fig. AOD438-4 (Scanning Capacitance Microscopy image), item D.)



CLAIM	AOD438 POWER MOSFET
a pair of doped source regions formed on opposite sides of each trench; and	The accused device has a pair of doped source regions formed on opposite sides of each trench. (Fig. AOD438-3 (Scanning Electron Microscopy image), item C; Fig. AOD438-4 (Scanning Capacitance Microscopy image), item C.) Since the accused device is an N-channel device, the source regions are doped with N-type dopants.
a doped heavy body formed inside the doped well adjacent each source region, the doped heavy body extending into the doped well to a second depth that is less than the first depth,	The accused device has a doped heavy body formed with a higher concentration of P-type dopants than is located inside the doped well. The doped heavy body extends to a second depth that is less than the first depth of the trench. (Scanning Electron Microscopy image), item E; Fig. AOD438-4 (Scanning Capacitance Microscopy image), item E.)
wherein the doped heavy body:	
forms a continuous doped region along substantially the entire longitudinal axis of a trench, and	The doped heavy body forms a continuous region along substantially the entire longitudinal axis of the trench. (Fig. AOD438-3 (Scanning Electron Microscopy image), item E; Fig. AOD438-4 (Scanning Capacitance Microscopy image), item E.)
forms an abrupt junction with the well, and a depth of the heavy body junction relative to a maximum depth of the well, is adjusted so that a peak electric field in the substrate is spaced away from the trench when voltage is applied to the transistor.	The junction between the highly doped P-type heavy body and the lightly doped P-type well is an abrupt junction. (Fig. AOD438-5 (Secondary Ion Mass Spectroscopy data).) This abrupt junction creates a peak electric field when voltage is applied to the accused device, and the depth of this abrupt junction relative to the depth of the well is such that the peak electric field causes the breakdown initiation point to be spaced away from the trench.
16. The trenched field effect transistor of claim 15 further comprising source and heavy body contact areas defined on a surface of the substrate between each pair of trenches.	The accused device has source and heavy body contact areas at the surface of the substrate between each pair of trenches. (Fig. AOD438-9 (Scanning Capacitance Microscopy image (plan view)).)
17. The trenched field effect transistor of claim 16 wherein the contact areas alternate between source and heavy body contacts.	The source and heavy body contact areas alternate at the surface of the substrate between each pair of trenches. (Fig. AOD438-9 (Scanning Capacitance Microscopy image (plan view)).)
18. The trenched field effect transistor of claim 1 further comprising an epitaxial layer having dopants of the first conductivity type, and formed between the substrate and the doped well, with no buried layer formed at an interface between the epitaxial layer and the substrate.	The accused device has an N-type epitaxial layer (formed with dopants of the first conductivity type) located between the N-type substrate and the lightly doped P-type well. (Fig. AOD438-3 (Scanning Electron Microscopy image), items A, D, F; Fig. AOD438-4 (Scanning Capacitance Microscopy image), items A, D, F.) There is no indication of a buried layer formed at the interface between the epitaxial layer and the substrate.
21. The trenched field effect transistor of claim 6, further comprising:	
an epitaxial layer having the first conductivity type formed between the substrate and the well, with no buried layer formed at an interface between the epitaxial layer and the substrate.	The accused device has an N-type epitaxial layer (formed with dopants of the first conductivity type) located between the N-type substrate and the lightly doped P-type well. (Fig. AOD438-3 (Scanning Electron Microscopy image), items A, D, F; Fig. AOD438-4 (Scanning Capacitance Microscopy image), items A, D, F.) There is no indication of a buried layer formed at the interface between the epitaxial layer and the substrate.



CLAIM	AOD438 POWER MOSFET
22. The trench field effect transistor of claim 15, further comprising:	
an epitaxial layer having the first conductivity type formed between the substrate and the well,	The accused device has an N-type epitaxial layer (formed with dopants of the first conductivity type) located between the N-type substrate and the lightly doped P-type well. (Fig. AOD438-3 (Scanning Electron Microscopy image), items A, D, F; Fig. AOD438-4 (Scanning Capacitance Microscopy image), items A, D, F.)
wherein the second depth relative to a depth of the well is adjusted to eliminate the need for any layers disposed between the epitaxial layer and the substrate.	The accused device has a doped heavy body formed at depth relative to the depth of the P-type well such that there is no need for any layers disposed between the epitaxial layer and the substrate. (Fig. AOD438-3 (Scanning Electron Microscopy image), items D and E; Fig. AOD438-4 (Scanning Capacitance Microscopy image), items D and E.)

61139184 v1



# **EXHIBIT 15**



**EXHIBIT 15****INFRINGEMENT OF U.S. PATENT NO. 6,429,481****AOS AOL1414 POWER MOSFET**

<b>CLAIM</b>	<b>AOL1414 POWER MOSFET</b>
1. A trench field effect transistor comprising:	The AOS AOL1414 Power MOSFET ("the accused device") is a trench field effect transistor. (Fig. AOL1414-1 (datasheet); Fig. AOL1414-2 (package marking).)
a semiconductor substrate having dopants of a first conductivity type;	The accused device is an N-channel MOSFET, which is therefore formed on a substrate of doped N-type silicon. In the language of the claim, the N-type dopants in the substrate are a "first conductivity type." (Fig. AOL1414-1 (datasheet); Fig. AOL1414-3 (Scanning Electron Microscopy image), item A; Fig. AOL1414-4 (Scanning Capacitance Microscopy image), item A.)
a trench extending a predetermined depth into said semiconductor substrate;	The accused device has a trench extending to a predetermined depth into the substrate. (Fig. AOL1414-3 (Scanning Electron Microscopy image), item B; Fig. AOL1414-4 (Scanning Capacitance Microscopy image), item B.)
a pair of doped source junctions having dopants of the first conductivity type, and positioned on opposite sides of the trench;	The accused device has a pair of source junctions (regions) positioned on opposite sides of the trench. (Fig. AOL1414-3 (Scanning Electron Microscopy image), item C; Fig. AOL1414-4 (Scanning Capacitance Microscopy image), item C.) Because the accused device is an N-channel MOSFET, the source junctions (regions) are formed with N-type dopants, which are dopants of the first conductivity type.
a doped well having dopants of a second conductivity type opposite to said first conductivity type, and formed into the substrate to a depth that is less than said predetermined depth of the trench; and	The accused device has a lightly doped well formed with P-type dopants (a second conductivity type opposite to the first conductivity type) that is formed in the substrate, and the depth of the doped well is less than the predetermined depth of the trench. (Fig. AOL1414-3 (Scanning Electron Microscopy image), item D; Fig. AOL1414-4 (Scanning Capacitance Microscopy image), item D.)
a doped heavy body having dopants of the second conductivity type, and positioned adjacent each source junction on the opposite side of the source junction from the trench, said heavy body extending into said doped well to a depth that is less than said depth of said doped well,	The accused device has a highly doped heavy body formed with a higher concentration of P-type dopants (the second conductivity type) that is positioned adjacent to each source junction on the opposite side of the source junction from the trench. The P-type heavy body extends to a depth that is less than the depth of the well. (Fig. AOL1414-3 (Scanning Electron Microscopy image), item E; Fig. AOL1414-4 (Scanning Capacitance Microscopy image), item E.)
wherein the heavy body forms an abrupt junction with the well and the depth of the junction, relative to the depth of the well, is adjusted so that a transistor breakdown initiation point is spaced away from the trench in the semiconductor, when voltage is applied to the transistor.	The junction between the doped P-type heavy body and the well is an abrupt junction. (Fig. AOL1414-5 (Secondary Ion Mass Spectroscopy data).) This abrupt junction creates a peak electric field when voltage is applied to the accused device, and the depth of this abrupt junction relative to the depth of the well is such that the peak electric field causes the breakdown initiation point to be spaced away from the trench.



CLAIM	AOL1414 POWER MOSFET
2. The trenched field effect transistor of claim 1 wherein said doped well has a substantially flat bottom.	The accused device has a doped well with a substantially flat bottom. (Fig. AOL1414-3 (Scanning Electron Microscopy image), item D; Fig. AOL1414-4 (Scanning Capacitance Microscopy image), item D.)
3. The trenched field effect transistor of claim 1 wherein said trench has rounded top and bottom corners.	The trench of the accused device has a rounded top and bottom. (Fig. AOL1414-3 (Scanning Electron Microscopy image), item B; Fig. AOL1414-4 (Scanning Capacitance Microscopy image), item B.)
4. The trenched field effect transistor of claim 1 wherein the abrupt junction causes the transistor breakdown initiation point to occur in the area of the junction, when voltage is applied to the transistor.	The abrupt junction in the accused device creates a peak electric field in the area of the junction when voltage is applied, so that the transistor breakdown initiation point occurs in the area of the abrupt junction. (Fig. AOL1414-5 (Secondary Ion Mass Spectroscopy data).)
6. An array of transistor cells comprising:	The accused device is formed with an array of transistor cells formed in a striped design as described below. (Fig. AOL1414-3 (Scanning Electron Microscopy image); Fig. AOL1414-4 (Scanning Capacitance Microscopy image); Fig. AOL1414-6 (Scanning Electron Microscopy image (plan view)).)
a semiconductor substrate having a first conductivity type;	The accused device is an N-channel MOSFET, which is therefore formed on a substrate of doped N-type silicon. In the language of the claim, the N-type dopants in the substrate are a "first conductivity type." (Fig. AOL1414-1 (datasheet); Fig. AOL1414-3 (Scanning Electron Microscopy image), item A; Fig. AOL1414-4 (Scanning Capacitance Microscopy image), item A.)
a plurality of gate-forming trenches arranged substantially parallel to each other, each trench extending a predetermined depth into said substrate and the space between adjacent trenches defining a contact area;	The accused device has gates formed using a striped design with substantially parallel trenches, with the trenches extending to a predetermined depth into the substrate and contact areas formed between the parallel trenches. (Fig. AOL1414-3 (Scanning Electron Microscopy image), item B; Fig. AOL1414-4 (Scanning Capacitance Microscopy image), item B; Fig. AOL1414-8 (Scanning Electron Microscopy image (plan view), items B and C.)
a pair of doped source junctions, positioned on opposite sides of the trench and extending along the length of the trench, the source junctions having the first conductivity type;	The accused device has a pair of source junctions (regions) positioned on opposite sides of the trench and extending along the length of the trench. (Fig. AOL1414-3 (Scanning Electron Microscopy image), item C; Fig. AOL1414-4 (Scanning Capacitance Microscopy image), item C; Fig. AOL1414-8 (Scanning Electron Microscopy image (plan view), item A.) Because the accused device is an N-channel MOSFET, the source junctions (regions) are formed with N-type dopants, which are dopants of the first conductivity type.
a doped well having a second conductivity type with a charge opposite that of the first conductivity type, the doped well formed in the semiconductor substrate between each pair of gate-forming trenches;	The accused device has a lightly doped well formed with P-type dopants (a second conductivity type opposite to the first conductivity type) that is formed in the substrate between each pair of gate-forming trenches. (Fig. AOL1414-3 (Scanning Electron Microscopy image), item D; Fig. AOL1414-4 (Scanning Capacitance Microscopy image), item D.)
a doped heavy body having the second conductivity type formed inside the doped well and positioned adjacent each source junction, the deepest portion of said heavy body extending less deeply into said semiconductor substrate than said predetermined depth of said trenches; and	The accused device has a highly doped heavy body formed with a higher concentration of P-type dopants (the second conductivity type) that is formed inside the doped well and positioned adjacent to each source junction. The deepest portion of the P-type heavy body extends to a depth in the substrate that is less than the predetermined depth of the trenches. (Fig. AOL1414-3 (Scanning Electron Microscopy image), item E; Fig. AOL1414-4 (Scanning Capacitance Microscopy image), item E.)



CLAIM	AOL1414 POWER MOSFET
alternating heavy body and source contact regions defined at the surface of the semiconductor substrate along the length of the contact area,	The accused device has alternating doped heavy body and source contact regions at the surface of the substrate along the length of the contact area. (Fig. AOL1414-9 (Scanning Capacitance Microscopy image), items B and C.)
wherein the heavy body forms an abrupt junction with the well, and a depth of the heavy body relative to a depth of the well is adjusted so that breakdown of the transistor originates in the semiconductor in a region spaced away from the trenches when voltage is applied to the transistor.	The junction between the highly doped P-type heavy body and the lightly doped P-type well is an abrupt junction. (Fig. AOL1414-5 (Secondary Ion Mass Spectroscopy data).) This abrupt junction creates a peak electric field when voltage is applied to the accused device, and the depth of this abrupt junction relative to the depth of the well is such that the peak electric field causes the breakdown initiation point to be spaced away from the trench.
7. The array of transistor cells of claim 6, wherein each said doped well has a substantially flat bottom.	The accused device has a doped well with a substantially flat bottom. (Fig. AOL1414-3 (Scanning Electron Microscopy image), item D; Fig. AOL1414-4 (Scanning Capacitance Microscopy image), item D.)
8. The array of transistor cells of claim 6 wherein the controlled depth of the junction causes the breakdown origination point to occur approximately halfway between adjacent gate-forming trenches.	The depth of the abrupt junction in the accused device is selected to cause the breakdown origination point to occur approximately halfway between adjacent gate-forming trenches. (Fig. AOL1414-5 (Secondary Ion Mass Spectroscopy data).)
9. The array of transistor cells of claim 6 wherein each said doped well has a depth less than the predetermined depth of said gate-forming trenches.	The accused device has a doped well which has a depth that is less than the predetermined depth of the gate-forming trenches. (Fig. AOL1414-3 (Scanning Electron Microscopy image), item D; Fig. AOL1414-4 (Scanning Capacitance Microscopy image), item D.)
10. The array of transistor cells of claim 6 wherein each said gate-forming trench has rounded top and bottom corners.	The trench of the accused device has rounded top and bottom corners. (Fig. AOL1414-3 (Scanning Electron Microscopy image), item B; Fig. AOL1414-4 (Scanning Capacitance Microscopy image), item B.)
11. The array of transistor cells of claim 9 further comprising a field termination structure surrounding the periphery of the array.	The accused device has a field termination structure surrounding the periphery of the array. (Fig. AOL1414-6 (Scanning Electron Microscopy image), item A.)
15. A trenched field effect transistor formed on a substrate, comprising:	The accused device is a trenched field effect transistor formed on a substrate. (Fig. AOL1414-1 (datasheet); Fig. AOL1414-3 (Scanning Electron Microscopy image), item A; Fig. AOL1414-4 (Scanning Capacitance Microscopy image), item A.)
a plurality of trenches formed in parallel along a longitudinal axis, the plurality of trenches extending into the substrate to a first depth;	The accused device has a plurality of trenches formed in parallel along a longitudinal axis, the trenches extending to a first depth into the substrate. (Fig. AOL1414-3 (Scanning Electron Microscopy image), item B; Fig. AOL1414-4 (Scanning Capacitance Microscopy image), item B; Fig. AOL1414-6 (Scanning Electron Microscopy image (plan view), item B.)
a doped well extending into the substrate between each pair of trenches;	The accused device has a doped well formed in the substrate between each pair of trenches. (Fig. AOL1414-3 (Scanning Electron Microscopy image), item D; Fig. AOL1414-4 (Scanning Capacitance Microscopy image), item D.)



CLAIM	AOL1414 POWER MOSFET
a pair of doped source regions formed on opposite sides of each trench; and	The accused device has a pair of doped source regions formed on opposite sides of each trench. (Fig. AOL1414-3 (Scanning Electron Microscopy image), item C; Fig. AOL1414-4 (Scanning Capacitance Microscopy image), item C.) Since the accused device is an N-channel device, the source regions are doped with N-type dopants.
a doped heavy body formed inside the doped well adjacent each source region, the doped heavy body extending into the doped well to a second depth that is less than the first depth,	The accused device has a doped heavy body formed with a higher concentration of P-type dopants than is located inside the doped well. The doped heavy body extends to a second depth that is less than the first depth of the trench. (Scanning Electron Microscopy image), item E; Fig. AOL1414-4 (Scanning Capacitance Microscopy image), item E.)
wherein the doped heavy body:	
forms a continuous doped region along substantially the entire longitudinal axis of a trench, and	The doped heavy body forms a continuous region along substantially the entire longitudinal axis of the trench. (Fig. AOL1414-3 (Scanning Electron Microscopy image), item E; Fig. AOL1414-4 (Scanning Capacitance Microscopy image), item E.)
forms an abrupt junction with the well, and a depth of the heavy body junction relative to a maximum depth of the well, is adjusted so that a peak electric field in the substrate is spaced away from the trench when voltage is applied to the transistor.	The junction between the highly doped P-type heavy body and the lightly doped P-type well is an abrupt junction. (Fig. AOL1414-5 (Secondary Ion Mass Spectroscopy data).) This abrupt junction creates a peak electric field when voltage is applied to the accused device, and the depth of this abrupt junction relative to the depth of the well is such that the peak electric field causes the breakdown initiation point to be spaced away from the trench.
16. The trenched field effect transistor of claim 15 further comprising source and heavy body contact areas defined on a surface of the substrate between each pair of trenches.	The accused device has source and heavy body contact areas at the surface of the substrate between each pair of trenches. (Fig. AOL1414-9 (Scanning Capacitance Microscopy image (plan view)).)
17. The trenched field effect transistor of claim 16 wherein the contact areas alternate between source and heavy body contacts.	The source and heavy body contact areas alternate at the surface of the substrate between each pair of trenches. (Fig. AOL1414-9 (Scanning Capacitance Microscopy image (plan view)).)
18. The trenched field effect transistor of claim 1 further comprising an epitaxial layer having dopants of the first conductivity type, and formed between the substrate and the doped well, with no buried layer formed at an interface between the epitaxial layer and the substrate.	The accused device has an N-type epitaxial layer (formed with dopants of the first conductivity type) located between the N-type substrate and the lightly doped P-type well. (Fig. AOL1414-3 (Scanning Electron Microscopy image), items A, D, F; Fig. AOL1414-4 (Scanning Capacitance Microscopy image), items A, D, F.) There is no indication of a buried layer formed at the interface between the epitaxial layer and the substrate.
21. The trenched field effect transistor of claim 6, further comprising:	
an epitaxial layer having the first conductivity type formed between the substrate and the well, with no buried layer formed at an interface between the epitaxial layer and the substrate.	The accused device has an N-type epitaxial layer (formed with dopants of the first conductivity type) located between the N-type substrate and the lightly doped P-type well. (Fig. AOL1414-3 (Scanning Electron Microscopy image), items A, D, F; Fig. AOL1414-4 (Scanning Capacitance Microscopy image), items A, D, F.) There is no indication of a buried layer formed at the interface between the epitaxial layer and the substrate.



CLAIM	AOL1414 POWER MOSFET
22. The trench field effect transistor of claim 15, further comprising:	
an epitaxial layer having the first conductivity type formed between the substrate and the well,	The accused device has an N-type epitaxial layer (formed with dopants of the first conductivity type) located between the N-type substrate and the lightly doped P-type well. (Fig. AOL1414-3 (Scanning Electron Microscopy image), items A, D, F; Fig. AOL1414-4 (Scanning Capacitance Microscopy image), items A, D, F.)
wherein the second depth relative to a depth of the well is adjusted to eliminate the need for any layers disposed between the epitaxial layer and the substrate.	The accused device has a doped heavy body formed at depth relative to the depth of the P-type well such that there is no need for any layers disposed between the epitaxial layer and the substrate. (Fig. AOL1414-3 (Scanning Electron Microscopy image), items D and E; Fig. AOL1414-4 (Scanning Capacitance Microscopy image), items D and E.)

61135793 v1



# **EXHIBIT 16**



**EXHIBIT 16****INFRINGEMENT OF U.S. PATENT NO. 6,710,406 B2****AOS AO4812 POWER MOSFET**

<b>CLAIM</b>	<b>AO4812 POWER MOSFET</b>
1. A trench field effect transistor comprising:	The AOS AO4812 Power MOSFET ("the accused device") is a trench field effect transistor. (Fig. AO4812-1 (datasheet); Fig. AO4812-2 (package marking).)
a semiconductor substrate having dopants of a first conductivity type;	The accused device is an N-channel MOSFET, which is therefore formed on a substrate of doped N-type silicon. In the language of the claim, the N-type dopants in the substrate are a "first conductivity type." (Fig. AO4812-1 (datasheet); Fig. AO4812-3 (Scanning Electron Microscopy image), item A; Fig. AO4812-4 (Scanning Capacitance Microscopy image), item A.)
a trench extending to a first depth into said semiconductor substrate;	The accused device has a trench extending to a predetermined depth into the substrate. In the language of the claim, the predetermined depth to which the trench extends is a "first depth." (Fig. AO4812-3 (Scanning Electron Microscopy image), item B; Fig. AO4812-4 (Scanning Capacitance Microscopy image), item B.)
a pair of doped source junctions having dopants of the first conductivity type, and positioned on opposite sides of the trench;	The accused device has a pair of source junctions (regions) positioned on opposite sides of the trench. (Fig. AO4812-3 (Scanning Electron Microscopy image), item C; Fig. AO4812-4 (Scanning Capacitance Microscopy image), item C.) Because the accused device is an N-channel MOSFET, the source junctions (regions) are formed with N-type dopants, which are dopants of the first conductivity type. (Fig. AO4812-4 (Scanning Capacitance Microscopy image), item C.)
a doped well having dopants of a second conductivity type, and formed into the substrate to a second depth that is less than said first depth of the trench; and	The accused device has a lightly doped well formed with P-type dopants (a second conductivity type opposite to the first conductivity type) that is formed in the substrate, and the depth of the doped well (a second depth) is less than the predetermined depth of the trench (a first depth). (Fig. AO4812-3 (Scanning Electron Microscopy image), item D; Fig. AO4812-4 (Scanning Capacitance Microscopy image), item D.)
a heavy body formed in said doped well extending to a third depth that is less than said second depth of said doped well, the heavy body forming an abrupt junction with the well;	The accused device has a heavy body formed in the doped well that extends to a depth (a third depth) that is less than the depth of the well (a second depth). (Fig. AO4812-3 (Scanning Electron Microscopy image), item E; Fig. AO4812-4 (Scanning Capacitance Microscopy image), item E.) The junction between the doped P-type heavy body and the doped well is an abrupt junction. (Fig. AO4812-5 (Secondary Ion Mass Spectroscopy data).)
wherein, a location of the abrupt junction relative to the depth of the well is adjusted so that a transistor breakdown initiation point is spaced away from the trench in the semiconductor, when voltage is applied to the transistor.	The location of the abrupt junction of the accused device is such that it creates a peak electric field when voltage is applied to the accused device, and the depth of this abrupt junction relative to the depth of the well is such that the peak electric field causes the breakdown initiation point to be spaced away from the trench. (Fig. AO4812-5 (Secondary Ion Mass Spectroscopy data).)
2. The trench field effect transistor of claim 1	The accused device has a doped well with a substantially flat bottom. (Fig.



CLAIM	AO4812 POWER MOSFET
wherein said doped well has a substantially flat bottom.	AO4812-3 (Scanning Electron Microscopy image), item D; Fig. AO4812-4 (Scanning Capacitance Microscopy image), item D.)
3. The trenched field effect transistor of claim 1 wherein said trench has rounded top and bottom corners.	The trench of the accused device has a rounded top and bottom. (Fig. AO4812-3 (Scanning Electron Microscopy image), item B; Fig. AO4812-4 (Scanning Capacitance Microscopy image), item B.)
4. The trenched field effect transistor of claim 1 wherein the abrupt junction causes the transistor breakdown initiation point to occur in the area of the junction, when voltage is applied to the transistor.	The abrupt junction in the accused device creates a peak electric field in the area of the junction when voltage is applied, so that the transistor breakdown initiation point occurs in the area of the abrupt junction. (Fig. AO4812-5 (Secondary Ion Mass Spectroscopy data).)
5. The trenched field effect transistor of claim 1 wherein the heavy body comprises a heavily doped region having dopants of the second conductivity type at the abrupt junction.	The heavy body of the accused device is a heavily doped region of P-type dopants (a second conductivity type). (Fig. AO4812-3 (Scanning Electron Microscopy image), item E; Fig. AO4812-4 (Scanning Capacitance Microscopy image), item E.)
6. The trenched field effect transistor of claim 5 wherein the heavily doped region is formed by implanting dopants of the second conductivity type at approximately the third depth.	The heavy body of the accused device is formed by implanting P-type dopants (a second conductivity type) in the doped well and extending to a depth (a third depth) that is less than the depth of the well (a second depth). (Fig. AO4812-3 (Scanning Electron Microscopy image), item E; Fig. AO4812-4 (Scanning Capacitance Microscopy image), item E.)
10. The trenched field effect transistor of claim 1 wherein the trench is lined with a dielectric layer and substantially filled with conductive material.	The trench of the accused device is lined with a dielectric layer and substantially filled with doped polysilicon (a conductive material). (Fig. AO4812-3 (Scanning Electron Microscopy image), items B and G; Fig. AO4812-4 (Scanning Capacitance Microscopy image), items B and G.)
11. The trenched field effect transistor of claim 10 wherein the conductive material comprises polysilicon.	The conductive material in the trench of the accused device is doped polysilicon. (Fig. AO4812-3 (Scanning Electron Microscopy image), item B; Fig. AO4812-4 (Scanning Capacitance Microscopy image), item B.)
12. The trenched field effect transistor of claim 10 wherein the conductive material filling the trench is recessed relative to the surface of the semiconductor substrate.	The conductive polysilicon filling the trench of the accused device is recessed relative to the surface of the silicon semiconductor substrate. (Fig. AO4812-3 (Scanning Electron Microscopy image), item B; Fig. AO4812-4 (Scanning Capacitance Microscopy image), item B.)

61130736 v1



# **EXHIBIT 17**



**EXHIBIT 17****INFRINGEMENT OF U.S. PATENT NO. 6,710,406 B2****AOS AO4468 POWER MOSFET**

<b>CLAIM</b>	<b>AO4468 POWER MOSFET</b>
1. A trench field effect transistor comprising:	The AOS AO4468 Power MOSFET ("the accused device") is a trench field effect transistor. (Fig. AO4468-1 (datasheet); Fig. AO4468-2 (package marking).)
a semiconductor substrate having dopants of a first conductivity type;	The accused device is an N-channel MOSFET, which is therefore formed on a substrate of doped N-type silicon. In the language of the claim, the N-type dopants in the substrate are a "first conductivity type." (Fig. AO4468-1 (datasheet); Fig. AO4468-3 (Scanning Electron Microscopy image), item A; Fig. AO4468-4 (Scanning Capacitance Microscopy image), item A.)
a trench extending to a first depth into said semiconductor substrate;	The accused device has a trench extending to a predetermined depth into the substrate. In the language of the claim, the predetermined depth to which the trench extends is a "first depth." (Fig. AO4468-3 (Scanning Electron Microscopy image), item B; Fig. AO4468-4 (Scanning Capacitance Microscopy image), item B.)
a pair of doped source junctions having dopants of the first conductivity type, and positioned on opposite sides of the trench;	The accused device has a pair of source junctions (regions) positioned on opposite sides of the trench. (Fig. AO4468-3 (Scanning Electron Microscopy image), item C; Fig. AO4468-4 (Scanning Capacitance Microscopy image), item C.) Because the accused device is an N-channel MOSFET, the source junctions (regions) are formed with N-type dopants, which are dopants of the first conductivity type. (Fig. AO4468-4 (Scanning Capacitance Microscopy image), item C.)
a doped well having dopants of a second conductivity type, and formed into the substrate to a second depth that is less than said first depth of the trench; and	The accused device has a lightly doped well formed with P-type dopants (a second conductivity type opposite to the first conductivity type) that is formed in the substrate, and the depth of the doped well (a second depth) is less than the predetermined depth of the trench (a first depth). (Fig. AO4468-3 (Scanning Electron Microscopy image), item D; Fig. AO4468-4 (Scanning Capacitance Microscopy image), item D.)
a heavy body formed in said doped well extending to a third depth that is less than said second depth of said doped well, the heavy body forming an abrupt junction with the well;	The accused device has a heavy body formed in the doped well that extends to a depth (a third depth) that is less than the depth of the well (a second depth). (Fig. AO4468-3 (Scanning Electron Microscopy image), item E; Fig. AO4468-4 (Scanning Capacitance Microscopy image), item E.) The junction between the doped P-type heavy body and the doped well is an abrupt junction. (Fig. AO4468-5 (Secondary Ion Mass Spectroscopy data).)
wherein, a location of the abrupt junction relative to the depth of the well is adjusted so that a transistor breakdown initiation point is spaced away from the trench in the semiconductor, when voltage is applied to the transistor.	The location of the abrupt junction of the accused device is such that it creates a peak electric field when voltage is applied to the accused device, and the depth of this abrupt junction relative to the depth of the well is such that the peak electric field causes the breakdown initiation point to be spaced away from the trench. (Fig. AO4468-5 (Secondary Ion Mass Spectroscopy data).)
2. The trench field effect transistor of claim 1	The accused device has a doped well with a substantially flat bottom. (Fig.



CLAIM	AO4468 POWER MOSFET
wherein said doped well has a substantially flat bottom.	AO4468-3 (Scanning Electron Microscopy image), item D; Fig. AO4468-4 (Scanning Capacitance Microscopy image), item D.)
3. The trenched field effect transistor of claim 1 wherein said trench has rounded top and bottom corners.	The trench of the accused device has a rounded top and bottom. (Fig. AO4468-3 (Scanning Electron Microscopy image), item B; Fig. AO4468-4 (Scanning Capacitance Microscopy image), item B.)
4. The trenched field effect transistor of claim 1 wherein the abrupt junction causes the transistor breakdown initiation point to occur in the area of the junction, when voltage is applied to the transistor.	The abrupt junction in the accused device creates a peak electric field in the area of the junction when voltage is applied, so that the transistor breakdown initiation point occurs in the area of the abrupt junction. (Fig. AO4468-5 (Secondary Ion Mass Spectroscopy data).)
5. The trenched field effect transistor of claim 1 wherein the heavy body comprises a heavily doped region having dopants of the second conductivity type at the abrupt junction.	The heavy body of the accused device is a heavily doped region of P-type dopants (a second conductivity type). (Fig. AO4468-3 (Scanning Electron Microscopy image), item E; Fig. AO4468-4 (Scanning Capacitance Microscopy image), item E.)
6. The trenched field effect transistor of claim 5 wherein the heavily doped region is formed by implanting dopants of the second conductivity type at approximately the third depth.	The heavy body of the accused device is formed by implanting P-type dopants (a second conductivity type) in the doped well and extending to a depth (a third depth) that is less than the depth of the well (a second depth). (Fig. AO4468-3 (Scanning Electron Microscopy image), item E; Fig. AO4468-4 (Scanning Capacitance Microscopy image), item E.)
10. The trenched field effect transistor of claim 1 wherein the trench is lined with a dielectric layer and substantially filled with conductive material.	The trench of the accused device is lined with a dielectric layer and substantially filled with doped polysilicon (a conductive material). (Fig. AO4468-3 (Scanning Electron Microscopy image), items B and G; Fig. AO4468-4 (Scanning Capacitance Microscopy image), items B and G.)
11. The trenched field effect transistor of claim 10 wherein the conductive material comprises polysilicon.	The conductive material in the trench of the accused device is doped polysilicon. (Fig. AO4468-3 (Scanning Electron Microscopy image), item B; Fig. AO4468-4 (Scanning Capacitance Microscopy image), item B.)
12. The trenched field effect transistor of claim 10 wherein the conductive material filling the trench is recessed relative to the surface of the semiconductor substrate.	The conductive polysilicon filling the trench of the accused device is recessed relative to the surface of the silicon semiconductor substrate. (Fig. AO4468-3 (Scanning Electron Microscopy image), item B; Fig. AO4468-4 (Scanning Capacitance Microscopy image), item B.)



# **EXHIBIT 18**



**EXHIBIT 18****INFRINGEMENT OF U.S. PATENT NO. 6,710,406 B2****AOS AO6402 POWER MOSFET**

<b>CLAIM</b>	<b>AO6402 POWER MOSFET</b>
1. A trench field effect transistor comprising:	The AOS AO6402 Power MOSFET ("the accused device") is a trench field effect transistor. (Fig. AO6402-1 (datasheet); Fig. AO6402-2 (package marking).)
a semiconductor substrate having dopants of a first conductivity type;	The accused device is an N-channel MOSFET, which is therefore formed on a substrate of doped N-type silicon. In the language of the claim, the N-type dopants in the substrate are a "first conductivity type." (Fig. AO6402-1 (datasheet); Fig. AO6402-3 (Scanning Electron Microscopy image), item A; Fig. AO6402-4 (Scanning Capacitance Microscopy image), item A.)
a trench extending to a first depth into said semiconductor substrate;	The accused device has a trench extending to a predetermined depth into the substrate. In the language of the claim, the predetermined depth to which the trench extends is a "first depth." (Fig. AO6402-3 (Scanning Electron Microscopy image), item B; Fig. AO6402-4 (Scanning Capacitance Microscopy image), item B.)
a pair of doped source junctions having dopants of the first conductivity type, and positioned on opposite sides of the trench;	The accused device has a pair of source junctions (regions) positioned on opposite sides of the trench. (Fig. AO6402-3 (Scanning Electron Microscopy image), item C; Fig. AO6402-4 (Scanning Capacitance Microscopy image), item C.) Because the accused device is an N-channel MOSFET, the source junctions (regions) are formed with N-type dopants, which are dopants of the first conductivity type. (Fig. AO6402-4 (Scanning Capacitance Microscopy image), item C.)
a doped well having dopants of a second conductivity type, and formed into the substrate to a second depth that is less than said first depth of the trench; and	The accused device has a lightly doped well formed with P-type dopants (a second conductivity type opposite to the first conductivity type) that is formed in the substrate, and the depth of the doped well (a second depth) is less than the predetermined depth of the trench (a first depth). (Fig. AO6402-3 (Scanning Electron Microscopy image), item D; Fig. AO6402-4 (Scanning Capacitance Microscopy image), item D.)
a heavy body formed in said doped well extending to a third depth that is less than said second depth of said doped well, the heavy body forming an abrupt junction with the well;	The accused device has a heavy body formed in the doped well that extends to a depth (a third depth) that is less than the depth of the well (a second depth). (Fig. AO6402-3 (Scanning Electron Microscopy image), item E; Fig. AO6402-4 (Scanning Capacitance Microscopy image), item E.) The junction between the doped P-type heavy body and the doped well is an abrupt junction. (Fig. AO6402-5 (Secondary Ion Mass Spectroscopy data).)
wherein, a location of the abrupt junction relative to the depth of the well is adjusted so that a transistor breakdown initiation point is spaced away from the trench in the semiconductor, when voltage is applied to the transistor.	The location of the abrupt junction of the accused device is such that it creates a peak electric field when voltage is applied to the accused device, and the depth of this abrupt junction relative to the depth of the well is such that the peak electric field causes the breakdown initiation point to be spaced away from the trench. (Fig. AO6402-5 (Secondary Ion Mass Spectroscopy data).)
2. The trench field effect transistor of claim 1	The accused device has a doped well with a substantially flat bottom. (Fig.



CLAIM	AO6402 POWER MOSFET
wherein said doped well has a substantially flat bottom.	AO6402-3 (Scanning Electron Microscopy image), item D; Fig. AO6402-4 (Scanning Capacitance Microscopy image), item D.)
3. The trenched field effect transistor of claim 1 wherein said trench has rounded top and bottom corners.	The trench of the accused device has a rounded top and bottom. (Fig. AO6402-3 (Scanning Electron Microscopy image), item B; Fig. AO6402-4 (Scanning Capacitance Microscopy image), item B.)
4. The trenched field effect transistor of claim 1 wherein the abrupt junction causes the transistor breakdown initiation point to occur in the area of the junction, when voltage is applied to the transistor.	The abrupt junction in the accused device creates a peak electric field in the area of the junction when voltage is applied, so that the transistor breakdown initiation point occurs in the area of the abrupt junction. (Fig. AO6402-5 (Secondary Ion Mass Spectroscopy data).)
5. The trenched field effect transistor of claim 1 wherein the heavy body comprises a heavily doped region having dopants of the second conductivity type at the abrupt junction.	The heavy body of the accused device is a heavily doped region of P-type dopants (a second conductivity type). (Fig. AO6402-3 (Scanning Electron Microscopy image), item E; Fig. AO6402-4 (Scanning Capacitance Microscopy image), item E.)
6. The trenched field effect transistor of claim 5 wherein the heavily doped region is formed by implanting dopants of the second conductivity type at approximately the third depth.	The heavy body of the accused device is formed by implanting P-type dopants (a second conductivity type) in the doped well and extending to a depth (a third depth) that is less than the depth of the well (a second depth). (Fig. AO6402-3 (Scanning Electron Microscopy image), item E; Fig. AO6402-4 (Scanning Capacitance Microscopy image), item E.)
10. The trenched field effect transistor of claim 1 wherein the trench is lined with a dielectric layer and substantially filled with conductive material.	The trench of the accused device is lined with a dielectric layer and substantially filled with doped polysilicon (a conductive material). (Fig. AO6402-3 (Scanning Electron Microscopy image), items B and G; Fig. AO6402-4 (Scanning Capacitance Microscopy image), items B and G.)
11. The trenched field effect transistor of claim 10 wherein the conductive material comprises polysilicon.	The conductive material in the trench of the accused device is doped polysilicon. (Fig. AO6402-3 (Scanning Electron Microscopy image), item B; Fig. AO6402-4 (Scanning Capacitance Microscopy image), item B.)
12. The trenched field effect transistor of claim 10 wherein the conductive material filling the trench is recessed relative to the surface of the semiconductor substrate.	The conductive polysilicon filling the trench of the accused device is recessed relative to the surface of the silicon semiconductor substrate. (Fig. AO6402-3 (Scanning Electron Microscopy image), item B; Fig. AO6402-4 (Scanning Capacitance Microscopy image), item B.)



# **EXHIBIT 19**



**EXHIBIT 19****INFRINGEMENT OF U.S. PATENT NO. 6,710,406 B2****AOS AOL1412 POWER MOSFET**

<b>CLAIM</b>	<b>AOL1412 POWER MOSFET</b>
1. A trench field effect transistor comprising:	The AOS AOL1412 Power MOSFET ("the accused device") is a trench field effect transistor. (Fig. AOL1412-1 (datasheet); Fig. AOL1412-2 (package marking).)
a semiconductor substrate having dopants of a first conductivity type;	The accused device is an N-channel MOSFET, which is therefore formed on a substrate of doped N-type silicon. In the language of the claim, the N-type dopants in the substrate are a "first conductivity type." (Fig. AOL1412-1 (datasheet); Fig. AOL1412-3 (Scanning Electron Microscopy image), item A; Fig. AOL1412-4 (Scanning Capacitance Microscopy image), item A.)
a trench extending to a first depth into said semiconductor substrate;	The accused device has a trench extending to a predetermined depth into the substrate. In the language of the claim, the predetermined depth to which the trench extends is a "first depth." (Fig. AOL1412-3 (Scanning Electron Microscopy image), item B; Fig. AOL1412-4 (Scanning Capacitance Microscopy image), item B.)
a pair of doped source junctions having dopants of the first conductivity type, and positioned on opposite sides of the trench;	The accused device has a pair of source junctions (regions) positioned on opposite sides of the trench. (Fig. AOL1412-3 (Scanning Electron Microscopy image), item C; Fig. AOL1412-4 (Scanning Capacitance Microscopy image), item C.) Because the accused device is an N-channel MOSFET, the source junctions (regions) are formed with N-type dopants, which are dopants of the first conductivity type. (Fig. AOL1412-4 (Scanning Capacitance Microscopy image), item C.)
a doped well having dopants of a second conductivity type, and formed into the substrate to a second depth that is less than said first depth of the trench; and	The accused device has a lightly doped well formed with P-type dopants (a second conductivity type opposite to the first conductivity type) that is formed in the substrate, and the depth of the doped well (a second depth) is less than the predetermined depth of the trench (a first depth). (Fig. AOL1412-3 (Scanning Electron Microscopy image), item D; Fig. AOL1412-4 (Scanning Capacitance Microscopy image), item D.)
a heavy body formed in said doped well extending to a third depth that is less than said second depth of said doped well, the heavy body forming an abrupt junction with the well;	The accused device has a heavy body formed in the doped well that extends to a depth (a third depth) that is less than the depth of the well (a second depth). (Fig. AOL1412-3 (Scanning Electron Microscopy image), item E; Fig. AOL1412-4 (Scanning Capacitance Microscopy image), item E.) The junction between the doped P-type heavy body and the doped well is an abrupt junction. (Fig. AOL1412-5 (Secondary Ion Mass Spectroscopy data).)
wherein, a location of the abrupt junction relative to the depth of the well is adjusted so that a transistor breakdown initiation point is spaced away from the trench in the semiconductor, when voltage is applied to the transistor.	The location of the abrupt junction of the accused device is such that it creates a peak electric field when voltage is applied to the accused device, and the depth of this abrupt junction relative to the depth of the well is such that the peak electric field causes the breakdown initiation point to be spaced away from the trench. (Fig. AOL1412-5 (Secondary Ion Mass Spectroscopy data).)
2. The trench field effect transistor of claim 1	The accused device has a doped well with a substantially flat bottom. (Fig.



CLAIM	AOL1412 POWER MOSFET
wherein said doped well has a substantially flat bottom.	AOL1412-3 (Scanning Electron Microscopy image), item D; Fig. AOL1412-4 (Scanning Capacitance Microscopy image), item D.)
3. The trenched field effect transistor of claim 1 wherein said trench has rounded top and bottom corners.	The trench of the accused device has a rounded top and bottom. (Fig. AOL1412-3 (Scanning Electron Microscopy image), item B; Fig. AOL1412-4 (Scanning Capacitance Microscopy image), item B.)
4. The trenched field effect transistor of claim 1 wherein the abrupt junction causes the transistor breakdown initiation point to occur in the area of the junction, when voltage is applied to the transistor.	The abrupt junction in the accused device creates a peak electric field in the area of the junction when voltage is applied, so that the transistor breakdown initiation point occurs in the area of the abrupt junction. (Fig. AOL1412-5 (Secondary Ion Mass Spectroscopy data).)
5. The trenched field effect transistor of claim 1 wherein the heavy body comprises a heavily doped region having dopants of the second conductivity type at the abrupt junction.	The heavy body of the accused device is a heavily doped region of P-type dopants (a second conductivity type). (Fig. AOL1412-3 (Scanning Electron Microscopy image), item E; Fig. AOL1412-4 (Scanning Capacitance Microscopy image), item E.)
6. The trenched field effect transistor of claim 5 wherein the heavily doped region is formed by implanting dopants of the second conductivity type at approximately the third depth.	The heavy body of the accused device is formed by implanting P-type dopants (a second conductivity type) in the doped well and extending to a depth (a third depth) that is less than the depth of the well (a second depth). (Fig. AOL1412-3 (Scanning Electron Microscopy image), item E; Fig. AOL1412-4 (Scanning Capacitance Microscopy image), item E.)
10. The trenched field effect transistor of claim 1 wherein the trench is lined with a dielectric layer and substantially filled with conductive material.	The trench of the accused device is lined with a dielectric layer and substantially filled with doped polysilicon (a conductive material). (Fig. AOL1412-3 (Scanning Electron Microscopy image), items B and G; Fig. AOL1412-4 (Scanning Capacitance Microscopy image), items B and G.)
11. The trenched field effect transistor of claim 10 wherein the conductive material comprises polysilicon.	The conductive material in the trench of the accused device is doped polysilicon. (Fig. AOL1412-3 (Scanning Electron Microscopy image), item B; Fig. AOL1412-4 (Scanning Capacitance Microscopy image), item B.)
12. The trenched field effect transistor of claim 10 wherein the conductive material filling the trench is recessed relative to the surface of the semiconductor substrate.	The conductive polysilicon filling the trench of the accused device is recessed relative to the surface of the silicon semiconductor substrate. (Fig. AOL1412-3 (Scanning Electron Microscopy image), item B; Fig. AOL1412-4 (Scanning Capacitance Microscopy image), item B.)